A statistical model of input glitch propagation and its application in power macromodeling

Power macromodeling technique can result in huge underestimation without the consideration of input glitches. In this paper, we propose a statistical model for the propagation of input glitches and their effects on circuit power consumption. Based on this model, we develop an analytical power macromodeling approach incorporating input glitches. Specifically, we divide the macromodel parameter space into three regions and characterize each region separately. We have evaluated the proposed technique on ISCAS85 and LGSynth93 benchmark circuits. Compared with switch level simulation results, the average power estimation errors are 1.8% and 3.1% for combinational and sequential circuits, respectively. Our model also provides useful insight for glitchy circuit identification and input glitch power reduction.

[1]  Luca Benini,et al.  Analysis of glitch power dissipation in CMOS ICs , 1995, ISLPED '95.

[2]  Marios C. Papaefthymiou,et al.  A static power estimation methodology for IP-based design , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[3]  K. Roy,et al.  Power sensitivity—a new method to estimate power dissipation considering uncertain specifications of primary inputs , 1997, ICCAD 1997.

[4]  Marios C. Papaefthymiou,et al.  Analytical macromodeling for high-level power estimation , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).

[5]  Marios C. Papaefthymiou,et al.  Incorporation of input glitches into power macromodeling , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[6]  Kaushik Roy,et al.  A power macromodeling technique based on power sensitivity , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[7]  Farid N. Najm,et al.  Analytical model for high level power modeling of combinational and sequential circuits , 1999, Proceedings IEEE Alessandro Volta Memorial Workshop on Low-Power Design.

[8]  L. Benini,et al.  Lookup table power macro-models for behavioral library components , 1999, Proceedings IEEE Alessandro Volta Memorial Workshop on Low-Power Design.

[9]  Sujit Dey,et al.  Register transfer level power optimization with emphasis on glitch analysis and reduction , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Daniel Brand,et al.  Inaccuracies in power estimation during logic synthesis , 1996, ICCAD 1996.

[11]  Niraj K. Jha,et al.  Register-transfer level estimation techniques for switching activity and power consumption , 1996, ICCAD 1996.

[12]  Farid N. Najm,et al.  Power macromodeling for high level power estimation , 1997, DAC.