A built-in technique for probing power-supply noise distribution within large-scale digital integrated circuits

Noise detector circuits as compact as standard logic cells for being embedded within a high-density large-scale digital circuit enable in-depth characterization of dynamic power-supply and ground noises. Voltage drops at the locations of active cell rows within 1.8-V standard cell based digital circuits are consistently measured by 1.8-V and 2.5-V built-in detectors in a 0.18-/spl mu/m CMOS triple well technology. Measurements show that the ground-noise distribution is distinctively more localized than the power-supply counterpart due to the presence of a substrate.

[1]  P. Wambacq,et al.  Analysis and experimental verification of digital substrate noise generation for epi-type substrates , 2000, IEEE Journal of Solid-State Circuits.

[2]  Ron Ho,et al.  Applications of on-chip samplers for test and measurement of integrated circuits , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).

[3]  Yu Zheng,et al.  On-chip oscilloscopes for noninvasive time-domain measurement of waveforms in digital integrated circuits , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[4]  M. Takamiya,et al.  An on-chip 100 GHz-sampling rate 8-channel sampling oscilloscope with embedded sampling clock generator , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[5]  Atsushi Iwata,et al.  Measurements and analyses of substrate noise waveform inmixed-signal IC environment , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..