An Optically Assisted Program Method for Capacitorless 1T-DRAM

This work is aimed at a novel program method that is assisted by light for capacitorless 1T-DRAM based on parasitic bipolar junction transistor operation. Experimental results clearly show that a flash of light triggers a distinctive binary memory state in the capacitorless 1T-DRAM. During the operation of the 1T-DRAM, the gate voltage is sustained at a negative, constant value. The sensing margin is 54 A and the hold state corresponding to the data retention time is retained over a few seconds. The proposed program method can therefore be considered as a promising candidate for future DRAM applications based on an optical interconnection system.

[1]  F.J. Leonberger,et al.  Optical interconnections for VLSI systems , 1984, Proceedings of the IEEE.

[2]  Sung I. Hong,et al.  55 nm capacitor-less 1T DRAM cell transistor with non-overlap structure , 2008, 2008 IEEE International Electron Devices Meeting.

[3]  Wei-Xin Ni,et al.  Three-terminal Ge dot/SiGe quantum-well photodetectors for near-infrared light detection , 2006 .

[4]  Kaustav Banerjee,et al.  3-D ICs: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration , 2001, Proc. IEEE.

[5]  Yang-Kyu Choi,et al.  Transparent Zinc Oxide Gate Metal–Oxide–Semiconductor Field-Effect Transistor for High-Responsivity Photodetector , 2009, IEEE Electron Device Letters.

[6]  Jin-Woo Han,et al.  Partially Depleted SONOS FinFET for Unified RAM (URAM)—Unified Function for High-Speed 1T DRAM and Nonvolatile Memory , 2008, IEEE Electron Device Letters.

[7]  Kinam Kim,et al.  DRAM technology perspective for gigabit era , 1998 .

[8]  D.A.B. Miller.  Optical interconnect technologies for Si ULSI , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[9]  D. K. Schroder.  Transparent gate silicon photodetectors , 1978 .

[10]  Jin-Woo Han,et al.  A Bulk FinFET Unified-RAM (URAM) Cell for Multifunctioning NVM and Capacitorless 1T-DRAM , 2008, IEEE Electron Device Letters.

[11]  Tae-Su Jang,et al.  Highly scalable Z-RAM with remarkably long data retention for DRAM application , 2006, 2009 Symposium on VLSI Technology.

[12]  M. Bohr.  Interconnect scaling-the real limiter to high performance ULSI , 1995, Proceedings of International Electron Devices Meeting.

[13]  Jean-Michel Sallese,et al.  A SOI capacitor-less 1T-DRAM concept , 2001, 2001 IEEE International SOI Conference. Proceedings (Cat. No.01CH37207).

[14]  T. Tanaka,et al.  A capacitorless 1T-DRAM technology using gate-induced drain-leakage (GIDL) current for low-power and high-speed embedded memory , 2006, IEEE Transactions on Electron Devices.

[15]  D.A.B. Miller,et al.  Rationale and challenges for optical interconnects to electronic chips , 2000, Proceedings of the IEEE.

[16]  Jin-Woo Han,et al.  Gate-to-Source/Drain Nonoverlap Device for Soft-Program Immune Unified RAM (URAM) , 2009, IEEE Electron Device Letters.

[17]  Jerry G. Fossum,et al.  Analysis and control of floating-body bipolar effects in fully depleted submicrometer SOI MOSFET's , 1991 .

[18]  K. Rim,et al.  Fabrication and analysis of deep submicron strained-Si n-MOSFET's , 2000 .

[19]  S. Okhonin,et al.  New Generation of Z-RAM , 2007, 2007 IEEE International Electron Devices Meeting.