Dataflow-based Adaptation Framework with Coarse-Grained Reconfigurable Accelerators

Today, the demand of adaptive systems is constantly growing, especially in hard-constrained contexts such as Cyber-Physical Systems. However, the efficient management of such platforms requires dealing with several issues such as the real-time execution, energy saving and dynamic context changes. Such strict requirements imply a high flexibility of the application and of the architecture on which it is executed. Runtime managers offer the possibility to dynamically schedule and map an application on the available software processing units. However, hardware acceleration may also be necessary for computationally-intensive workloads that depend on the running functionality, additionally complicating runtime management. Coarse-Grained Reconfigurable (CGR) accelerators have the ability to switch among different domain-specific functionalities with a small overhead. To support energy and time adaptivity in heterogeneous systems, and to exploit multi-core architectures and CGR accelerators, this work proposes the combination of the SPIDER software runtime manager and the dataflow-to-hardware MDC design suite for CGR accelerators.

[1]  Karunakar Reddy Basireddy,et al.  Dataset for An Application- and Platform-agnostic Control and Monitoring Framework for Multicore Systems , 2018 .

[2]  Paolo Meloni,et al.  Reconfigurable coprocessors synthesis in the MPEG-RVC domain , 2015, 2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig).

[3]  Noël Plouzeau,et al.  Self-adaptation in software-intensive cyber-physical systems: From system goals to architecture configurations , 2016, J. Syst. Softw..

[4]  Keqin Li,et al.  A task-level adaptive MapReduce framework for real-time streaming data in healthcare applications , 2015, Future Gener. Comput. Syst..

[5]  Woongki Baek,et al.  HARS: A heterogeneity-aware runtime system for self-adaptive multithreaded applications , 2015, 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC).

[6]  Luigi Raffo,et al.  Automated power gating methodology for dataflow-based reconfigurable systems , 2015, Conf. Computing Frontiers.

[7]  Bruno Raffin,et al.  XKaapi: A Runtime System for Data-Flow Task Programming on Heterogeneous Architectures , 2013, 2013 IEEE 27th International Symposium on Parallel and Distributed Processing.

[8]  Eduardo Juárez Martínez,et al.  Automatic instrumentation of dataflow applications using PAPI , 2018, CF.

[9]  Jean-François Nezan,et al.  Reproducible Evaluation of System Efficiency With a Model of Architecture: From Theory to Practice , 2018, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  Wei Quan,et al.  A hierarchical run-time adaptive resource allocation framework for large-scale MPSoC systems , 2016, Des. Autom. Embed. Syst..

[11]  Paolo Meloni,et al.  Power-Awarness in Coarse-Grained Reconfigurable Multi-Functional Architectures: a Dataflow Based Strategy , 2017, J. Signal Process. Syst..

[12]  Cid C. de Souza,et al.  The datapath merging problem in reconfigurable systems: Complexity, dual bounds and heuristic evaluation , 2005, JEAL.

[13]  Wayne H. Wolf High-Performance Embedded Computing , 2007 .

[14]  Maxime Pelcat,et al.  Spider: A Synchronous Parameterized and Interfaced Dataflow-based RTOS for multicore DSPS , 2014, 2014 6th European Embedded Design in Education and Research Conference (EDERC).

[15]  Woongki Baek,et al.  CHRT: A criticality- and heterogeneity-aware runtime system for task-parallel applications , 2017, Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017.

[16]  Paolo Meloni,et al.  Power and clock gating modelling in coarse grained reconfigurable systems , 2016, Conf. Computing Frontiers.

[17]  Scott A. Mahlke,et al.  Flextream: Adaptive Compilation of Streaming Applications for Heterogeneous Architectures , 2009, 2009 18th International Conference on Parallel Architectures and Compilation Techniques.

[18]  Luigi Raffo,et al.  Coarse-grained reconfiguration: dataflow-based power management , 2015, IET Comput. Digit. Tech..

[19]  Jürgen Becker,et al.  Dynamic Adaptive Runtime Routing Techniques in Multigrain Reconfigurable Hardware Architectures , 2004, FPL.

[20]  Laxmikant V. Kalé,et al.  Runtime Coordinated Heterogeneous Tasks in Charm++ , 2016, 2016 Second International Workshop on Extreme Scale Programming Models and Middlewar (ESPM2).

[21]  Alain Girault,et al.  Adaptive Mapping for Multiple Applications on Parallel Architectures , 2017, UNet.