A System-level Design Method for Cognitive Radio on a Reconfigurable Multi-processor Architecture

The future trend of software defined radio (SDR) platforms moves toward reconfigurable Multiprocessor System-on-Chips (MPSoCs). However, there is a gap between the modelling of the dynamic radio applications and the optimized implementation of the application on reconfigurable multiprocessor architectures. We aim to close this gap by applying a system level design method for the modelling and implementation of the applications on an MPSoC. The state-of-the-art radio technology based on SDR, Cognitive Radio, is considered as a design case to demonstrate the effectiveness of this method.

[1]  P. M. Heysters.  Coarse-Grained Reconfigurable Processors - Flexibility meets Efficiency , 2004 .

[2]  Friedrich Jondral,et al.  Spectrum pooling: an innovative strategy for the enhancement of spectrum efficiency , 2004, IEEE Communications Magazine.

[3]  Ramjee Prasad,et al.  OFDM for Wireless Multimedia Communications , 1999 .

[4]  M. Heskamp,et al.  A node architecture for disaster relief networking , 2005, First IEEE International Symposium on New Frontiers in Dynamic Spectrum Access Networks, 2005. DySPAN 2005..

[5]  Simon Haykin,et al.  Cognitive radio: brain-empowered wireless communications , 2005, IEEE Journal on Selected Areas in Communications.

[6]  Erwin A. de Kock,et al.  Design and programming of embedded multiprocessors: an interface-centric approach , 2004, International Conference on Hardware/Software Codesign and System Synthesis, 2004. CODES + ISSS 2004..

[7]  Joseph Mitola,et al.  Cognitive Radio An Integrated Agent Architecture for Software Defined Radio , 2000 .

[8]  Pieter van der Wolf,et al.  An interface for the design and implementation of dynamic applications on multi-processor architectures , 2005, 3rd Workshop on Embedded Systems for Real-Time Multimedia, 2005..