论文信息 - AES-128 cipher: Minimum area, low cost FPGA implementation

AES-128 cipher: Minimum area, low cost FPGA implementation

The Rijndael cipher, designed by Joan Daemen and Vincent Rijmen and recently selected as the official Advanced Encryption Standard (AES) is well suited for hardware use. This implementation can be carried out through several trade-offs be- tween area and speed. This paper presents an 8-bit FPGA implementation of the 128-bit block and 128 bit-key AES cipher. Selected FPGA Family is Altera Flex 10K. The cipher operates at 25 MHz and con- sumes 286 clock cycles for algorithm encryption or decryption, resulting in a throughput of 11 Mbps. Synthesis results in the use of 957 logic cells and 6528 memory bits. The design target was optimization of area and cost.

M. C. Liberatori | J. C. Bonadero

[1] Joan Daemen,et al. AES Proposal : Rijndael , 1998 .

[2] Kris Gaj,et al. Comparison of the Hardware Performance of the AES Candidates Using Reconfigurable Hardware , 2000, AES Candidate Conference.

[3] Vincent Rijmen. Efficient Implementation of the Rijndael S-box , 2000 .

[4] Eli Biham. A Note on Comparing the AES Candidates , 1999 .

[5] Viktor Fischer. Realization of the Round 2 AES Candidates using Altera FPGA , 2000 .

[6] Ricardo Reis,et al. A low device occupation IP to implement Rijndael algorithm , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[7] William Stallings,et al. Cryptography and network security , 1998 .

[8] Christof Paar,et al. An FPGA-based performance evaluation of the AES block cipher candidate algorithm finalists , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[9] P. Mroczkowski. Implementation of the block cipher Rijndael using Altera FPGA , 2001 .

[10] Fernando Pardo Carpio,et al. VHDL: lenguaje para síntesis y modelado de circuitos , 1999 .

[11] Matthew J. B. Robshaw,et al. Essential Algebraic Structure within the AES , 2002, CRYPTO.

[12] M. C. Liberatori,et al. Minimum area, low cost fpga implementation of aes , 2004 .