Minimization of fractional wordlength on fixed-point conversion for high-level synthesis
暂无分享,去创建一个
[1] Kazutoshi Wakabayashi,et al. C-based synthesis experiences with a behavior synthesizer, "Cyber" , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).
[2] Seehyun Kim,et al. Fixed-point optimization utility for C and C++ based digital signal processing programs , 1998 .
[3] Seehyun Kim,et al. Fixed-point error analysis and word length optimization of 8×8 IDCT architectures , 1998, IEEE Trans. Circuits Syst. Video Technol..
[4] Minh N. Do,et al. Youn-Long Steve Lin , 1992 .
[5] Kazuyoshi Takagi,et al. Hardware Synthesis from C Programs with Estimation of Bit Length of Variables , 1999 .
[6] Koichi Nishida,et al. Hardware synthesis with the Bach system , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).
[7] Mark Stephenson,et al. Bidwidth analysis with application to silicon compilation , 2000, PLDI '00.
[8] Heinrich Meyr,et al. System level fixed-point design based on an interpolative approach , 1997, DAC.
[9] Daniel Ménard,et al. Automatic evaluation of the accuracy of fixed-point algorithms , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.