Signal Integrity and Simultaneous Switching Noise of CMOS Devices and Systems.

[1]  Resve Saleh,et al.  Analysis and Design of Digital Integrated Circuits , 1983 .

[2]  W. Fang,et al.  An accurate analytical BiCMOS delay expression and its application to optimizing high-speed BiCMOS circuits , 1992 .

[3]  Rakesh Chadha,et al.  Computer Aided Design of Microwave Circuits , 1978 .

[4]  J. L. Prince,et al.  Design of controlled slew rate CMOS output driver and optimum package-pin placement to minimize the "effective" power/ground switching noise , 1992, [1992 Proceedings] Electrical Performance of Electronic Packaging.

[5]  M. Hashimoto,et al.  Low dI/dt noise and reflection free CMOS signal driver , 1989, 1989 Proceedings of the IEEE Custom Integrated Circuits Conference.

[6]  K. L. McLaughlin,et al.  Analysis and characterization of BiCMOS for high-speed digital logic , 1988 .

[7]  George A. Katopis,et al.  Decoupling capacitor effects on switching noise , 1993 .

[8]  Andreas C. Cangellaris,et al.  Module Frequency And Noise Budget Limitations/tradeoffs In Multi-chip Modules As A Function Of CMOS Chips Integration , 1992, Thirteenth IEEE/CHMT International Electronics Manufacturing Technology Symposium.

[9]  J. L. Prince,et al.  Simultaneous switching ground noise calculation for packaged CMOS devices , 1991 .

[10]  R. Senthinathan,et al.  Effect of device and interconnect scaling on the performance and noise of packaged CMOS devices , 1990, IEEE Proceedings of the Custom Integrated Circuits Conference.

[11]  Krishna C. Saraswat,et al.  Effect of scaling of interconnections on the time delay of VLSI circuits , 1982 .

[12]  E. E. Davidson,et al.  Electrical design of a high speed computer package , 1982 .

[13]  A. J. Rainal.  Computing inductive noise of chip packages , 1984, AT&T Bell Laboratories Technical Journal.

[14]  J. L. Prince,et al.  Computation of transients in lossy VLSI packaging interconnections , 1990 .

[15]  R. Senthinathan,et al.  Characteristics of Coupled Buried Microstrip Lines by Modeling and Simulation , 1987 .

[16]  T. J. Gabara.  Reduced ground bounce and improved latch-up suppression through substrate conduction , 1988 .

[17]  N. Raver.  Open-loop gain limitations for push-pull off-chip drivers , 1987 .

[18]  J. L. Prince,et al.  Electrical performance analysis of packaged CMOS ASIC devices and systems , 1992, [1992] Proceedings. Fifth Annual IEEE International ASIC Conference and Exhibit.

[19]  M. Nagata,et al.  Limitations, innovations, and challenges of circuits and devices into a half micrometer and beyond , 1992 .

[20]  A. A. Oliner,et al.  Equivalent Circuits for Discontinuities in Balanced Strip Transmission Line , 1955 .

[21]  Robert G. Meyer,et al.  Analysis and Design of Analog Integrated Circuits , 1993 .

[22]  Mark Horowitz,et al.  Signal Delay in RC Tree Networks , 1983, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[23]  G. Baccarani,et al.  Generalized scaling theory and its application to a ¼ micrometer MOSFET design , 1984, IEEE Transactions on Electron Devices.

[24]  J. L. Prince,et al.  Application specific CMOS output driver circuit design techniques to reduce simultaneous switching noise , 1993 .

[25]  R. Senthinathan,et al.  Effects of skewing CMOS output driver switching on the 'simultaneous' switching noise , 1991, [1991 Proceedings] Eleventh IEEE/CHMT International Electronics Manufacturing Technology Symposium.

[26]  K. Leung.  Controlled slew rate output buffer , 1988, Proceedings of the IEEE 1988 Custom Integrated Circuits Conference.

[27]  Wolfgang J. R. Hoefer,et al.  Equivalent Series Inductivity of a Narrow Transverse Slit in Microstrip , 1977 .

[28]  W. Weeks.  Calculation of Coefficients of Capacitance of Multiconductor Transmission Lines in the Presence of a Dielectric Interface , 1970 .

[29]  G. P. Rosseel,et al.  Influence of device parameters on the switching speed of BiCMOS buffers , 1989 .

[30]  Satoru Kishida,et al.  Current control buffer for multi switching CMOS SOG , 1990, IEEE Proceedings of the Custom Integrated Circuits Conference.

[31]  J. Ford.  Al/Poly Si specific contact resistivity , 1983, IEEE Electron Device Letters.

[32]  庄司 正一,et al.  CMOS digital circuit technology , 1988 .

[33]  G.A. Katopis,et al.  Delta-I noise specification for a high-performance computing machine , 1985, Proceedings of the IEEE.

[34]  R. Senthinathan,et al.  Negative feedback influence on simultaneous switching CMOS outputs , 1988, Proceedings of the IEEE 1988 Custom Integrated Circuits Conference.

[35]  B. J. Rubin,et al.  An electromagnetic approach for modeling high performance computer packages , 1990 .

[36]  William H. Hayt,et al.  Engineering Circuit Analysis , 1971 .

[37]  Jean-Marc Halbout,et al.  Broad-band microwave measurements with transient radiation from optoelectronically pulsed antennas , 1990 .