FPGA Implementation and Analysis of DES and Two FISH Encryption Algorithms

iv

[1]  Teng Zhang,et al.  A study of DES and Blowfish encryption algorithm , 2009, TENCON 2009 - 2009 IEEE Region 10 Conference.

[2]  Wolfgang Fichtner,et al.  VINCI: VLSI implementation of the new secret-key block cipher IDEA , 1993, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '93.

[3]  Oliver Chiu-sing Choy,et al.  A low power asynchronous DES , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[4]  Mangesh S. Deshpande,et al.  FPGA implementation of AES encryption and decryption , 2009, 2009 International Conference on Control, Automation, Communication and Energy Conservation.

[5]  Jongan Park,et al.  The improved data encryption standard (DES) algorithm , 1996, Proceedings of ISSSTA'95 International Symposium on Spread Spectrum Techniques and Applications.

[6]  M.R.M. Rizk,et al.  Optimized Area and Optimized Speed Hardware Implementations of AES on FPGA , 2007, 2007 2nd International Design and Test Workshop.

[7]  Rainer Laur,et al.  On the VLSI implementation of the international data encryption algorithm IDEA , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.

[8]  H. Jaafar,et al.  Implementation of triple data encryption algorithm using VHDL , 2004, 2004 IEEE International Conference on Semiconductor Electronics.

[9]  Yeong-Kang Lai,et al.  A novel VLSI architecture for a variable-length key, 64-bit Blowfish block cipher , 1999, 1999 IEEE Workshop on Signal Processing Systems. SiPS 99. Design and Implementation (Cat. No.99TH8461).

[10]  Whitfield Diffie,et al.  New Directions in Cryptography , 1976, IEEE Trans. Inf. Theory.

[11]  M.M. Deris,et al.  Diffusive primitives in THE design of modern cryptographic algorithms , 2008, 2008 International Conference on Computer and Communication Engineering.

[12]  Wolfgang Fichtner,et al.  A 177 Mb/s VLSI implementation of the International Data Encryption Algorithm , 1994 .

[13]  M. McLoone,et al.  High-performance FPGA implementation of DES using a novel method for implementing the key schedule , 2003 .

[14]  C. Boyd,et al.  Modern data encryption , 1993 .

[15]  N. Felber,et al.  VLSI implementation of a new block cipher , 1991, [1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[16]  M.Y. Javed,et al.  A Performance Comparison of Data Encryption Algorithms , 2005, 2005 International Conference on Information and Communication Technologies.

[17]  Whitfield Diffie,et al.  Cryptographic technology: fifteen year forecast , 1982, SIGA.

[18]  Nicolas Sklavos,et al.  Asynchronous low power VLSI implementation of the International Data Encryption Algorithm , 2001, ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483).

[19]  Ramesh Karri,et al.  Scan based side channel attack on dedicated hardware implementations of Data Encryption Standard , 2004 .

[20]  D. Kahn.  The codebreakers : the story of secret writing , 1968 .

[21]  Alasdair McAndrew.  Data Encryption Standard (DES) for Sage , 2009 .

[22]  R. Davis,et al.  The data encryption standard in perspective , 1978, IEEE Communications Society Magazine.

[23]  Monk-Ping Leong,et al.  A bit-serial implementation of the international data encryption algorithm IDEA , 2000, Proceedings 2000 IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No.PR00871).

[24]  Guoping Jiang,et al.  Improved DES algorithm based on irrational numbers , 2008, 2008 International Conference on Neural Networks and Signal Processing.

[25]  Bing-Fei Wu,et al.  Simple error detection methods for hardware implementation of Advanced Encryption Standard , 2006, IEEE Transactions on Computers.

[26]  T. Schaffer,et al.  A flip-chip implementation of the Data Encryption Standard (DES) , 1997, Proceedings 1997 IEEE Multi-Chip Module Conference.

[27]  Md. Nazrul Islam,et al.  Effect of Security Increment to Symmetric Data Encryption through AES Methodology , 2008, 2008 Ninth ACIS International Conference on Software Engineering, Artificial Intelligence, Networking, and Parallel/Distributed Computing.

[28]  Ennio Gambi,et al.  Modified twofish algorithm for increasing security and efficiency in the encryption of video signals , 2003, Proceedings 2003 International Conference on Image Processing (Cat. No.03CH37429).

[29]  J.E. Katz.  Social aspects of telecommunications security policy , 1990, IEEE Technology and Society Magazine.

[30]  Hung-Min Sun,et al.  On the Security of an Efficient Time-Bound Hierarchical Key Management Scheme , 2009, IEEE Transactions on Dependable and Secure Computing.

[31]  Deng Liang,et al.  An efficient and scalable VLSI implementation of DES , 2001, ASICON 2001. 2001 4th International Conference on ASIC Proceedings (Cat. No.01TH8549).

[32]  H. Eichel,et al.  'SUPERCRYPT' ASIC technology facilitates a new device family for data encryption , 1992, Proceedings Euro ASIC '92.

[33]  A.Z. Sha'ameri,et al.  Implementation of pipelined data encryption standard (DES) using Altera CPLD , 2000, 2000 TENCON Proceedings. Intelligent Systems and Technologies for the New Millennium (Cat. No.00CH37119).

[34]  Yeong-Kang Lai,et al.  VLSI architecture design and implementation for TWOFISH block cipher , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[35]  Ingrid Verbauwhede,et al.  Area-throughput trade-offs for fully pipelined 30 to 70 Gbits/s AES processors , 2006, IEEE Transactions on Computers.

[36]  S. Bouaziz,et al.  Rapid prototype of a fast data encryption standard with integrity processing for cryptographic applications , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[37]  K. R. Sudha,et al.  Data Encryption Technique Using Random Number Generator , 2007 .

[38]  Chye-Lin Chee,et al.  IAuth: An authentication system for Internet applications , 1997, Proceedings Twenty-First Annual International Computer Software and Applications Conference (COMPSAC'97).

[39]  J. Vandewalle,et al.  Security and Performance Optimization of a new DES data encryption chip , 1987, ESSCIRC '87: 13th European Solid-State Circuits Conference.

[40]  T. Jamil.  The Rijndael algorithm , 2004, IEEE Potentials.

[41]  E. Dawson,et al.  A single-chip FPGA implementation of the data encryption standard (DES) algorithm , 1998, IEEE GLOBECOM 1998 (Cat. NO. 98CH36250).

[42]  M. L. Anido,et al.  A high level language implementation of the data encryption standard and a bit-slice architecture , 2000, Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144).