Testable Design and BIST Techniques for Systolic Motion Estimators in the Transform Domain

Testable design techniques for systolic motion estimators based on M-testability conditions are proposed in this paper. The whole motion estimator can be viewed as a two-dimensional iterative logic array (ILA) of processing elements (PEs) and multiplying elements (MULs). The functions of each processing element and multiplying elements are modified to be bijective to meet the M-testable conditions. The number of test patterns is 2 w , where w denotes the wordlength of a PE. The proposed testable design techniques are also suitable for built-in self-test implementation. According to experimental results, our approaches can achieve 99.27% fault coverage. The area overhead is about 9%. To verify our approaches, an experimental chip is also implemented.

[1]  William H. Kautz.  Testing for Faults in Combinational Cellular Logic Arrays , 1967, SWAT.

[2]  Yervant Zorian,et al.  An Effective Built-In Self-Test Scheme for Parallel Multipliers , 1999, IEEE Trans. Computers.

[3]  Yervant Zorian,et al.  Count-based BIST compaction schemes and aliasing probability computation , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  J. Biemond,et al.  A new motion-compensated transform coding scheme , 1985, ICASSP '85. IEEE International Conference on Acoustics, Speech, and Signal Processing.

[5]  Shyue-Kung Lu,et al.  C-testable design techniques for iterative logic arrays , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[6]  Janusz Rajski,et al.  Test responses compaction in accumulators with rotate carry adders , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Shyue-Kung Lu,et al.  Design-for-testability and fault-tolerant techniques for FFT processors , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Jie Chen,et al.  A complete pipelined parallel CORDIC architecture for motion estimation , 1998 .

[9]  Peter R. Cappello,et al.  Easily Testable Iterative Logic Arrays , 1990, IEEE Trans. Computers.

[10]  Jooheung Lee,et al.  An efficient architecture for motion estimation and compensation in the transform domain , 2006, IEEE Transactions on Circuits and Systems for Video Technology.

[11]  Arthur D. Friedman,et al.  Fault Detection in Iterative Logic Arrays , 1971, IEEE Transactions on Computers.

[12]  J. G. P. Groenveld,et al.  The performance of a hybrid videoconferencing coder using displacement estimation in the transform domain , 1986, ICASSP '86. IEEE International Conference on Acoustics, Speech, and Signal Processing.

[13]  Peter Kuhn,et al.  Algorithms, Complexity Analysis and VLSI Architectures for MPEG-4 Motion Estimation , 1999, Springer US.

[14]  Arthur D. Friedman,et al.  Easily Testable Iterative Systems , 1973, IEEE Transactions on Computers.

[15]  M.N.S. Swamy,et al.  Pyramidal motion estimation techniques exploiting intra-level motion correlation , 2003, IEEE Trans. Circuits Syst. II Express Briefs.

[16]  S. Kuo,et al.  Enhancing testability of VLSI arrays for fast Fourier transform , 1993 .