The role of the source and drain contacts on self-heating effect in nanowire transistors

We find that self-heating effects are not pronounced in silicon nanowire transistors with channel length 10 nm even in the presence of the wrap-around oxide. We observe a maximum current degradation of 6% for VG=VD=1.0 V in a structure in which the metal gates are far away from the channel. The overall small current degradation is attributed to the significant velocity overshoot effect in these structures. The lattice temperature profile shows moderate temperature rise and velocity of the carriers is slightly deteriorated due to self-heating effects when compared to isothermal simulations.

[1]  D. Vasileska,et al.  Modeling Thermal Effects in Nanodevices , 2008 .

[2]  C. Kittel.  Introduction to solid state physics , 1954 .

[3]  E. Pop.  Energy dissipation and transport in nanoscale devices , 2010, 1003.4058.

[4]  D. Vasileska,et al.  Electrothermal Studies of FD SOI Devices That Utilize a New Theoretical Model for the Temperature and Thickness Dependence of the Thermal Conductivity , 2010, IEEE Transactions on Electron Devices.

[5]  A. Majumdar,et al.  Concurrent thermal and electrical modeling of sub‐micrometer silicon devices , 1996 .

[6]  Yiying Wu,et al.  Thermal conductivity of individual silicon nanowires , 2003 .

[7]  A. Toriumi,et al.  Experimental study of threshold voltage fluctuation due to statistical variation of channel dopant number in MOSFET's , 1994 .

[8]  Kenneth E. Goodson,et al.  PHONON-BOUNDARY SCATTERING IN THIN SILICON LAYERS , 1997 .

[9]  Ashok Raman,et al.  Simulation of nonequilibrium thermal effects in power LDMOS transistors , 2003 .

[10]  Siegfried Selberherr,et al.  Simulation of Semiconductor Devices and Processes , 1994, Springer Vienna.

[11]  D. Vasileska,et al.  A novel approach for introducing the electron-electron and electron-impurity interactions in particle-based simulations , 1999, IEEE Electron Device Letters.

[12]  D. Vasileska,et al.  Self-Heating Effects in Nanoscale FD SOI Devices: The Role of the Substrate, Boundary Conditions at Various Interfaces, and the Dielectric Material Type for the BOX , 2009, IEEE Transactions on Electron Devices.

[13]  J. Welser,et al.  Strain dependence of the performance enhancement in strained-Si n-MOSFETs , 1994, Proceedings of 1994 IEEE International Electron Devices Meeting.

[14]  Eric Pop,et al.  Heat Generation and Transport in Nanometer-Scale Transistors , 2006, Proceedings of the IEEE.

[15]  Alexander A. Balandin,et al.  Significant decrease of the lattice thermal conductivity due to phonon confinement in a free-standing semiconductor quantum well , 1998 .

[16]  K. F. Lee,et al.  Scaling the Si MOSFET: from bulk to SOI to bulk , 1992 .

[17]  E. Pop,et al.  Monte Carlo simulation of Joule heating in bulk and strained silicon , 2005 .

[18]  Dragica Vasileska,et al.  The Role of the Source and Drain Contacts on Self-Heating Effect in Nanowire Transistors , 2010 .

[19]  G.E. Moore,et al.  Cramming More Components Onto Integrated Circuits , 1998, Proceedings of the IEEE.