A comparative study of advanced MOSFET concepts

Metal-Oxide-Semiconductor Field Effect Transistor (MOSFET) has been the major device for integrated circuits over the past two decades. With technology advancement, there have been numerous MOSFET structures for channel length of 0.1 /spl mu/m and below reported in industrial research. A side-by-side comparison of these advanced device structures can provide useful understanding in device physics and the design tradeoffs among MOSFET's parameters. In this work we employ experimental data, device simulation, and analytical modeling for device comparison. The devices were developed at several different research laboratories. Guided by experimental data and simulations, analytical models for topics such as threshold voltage, short-channel effect, and saturation current for these different MOSFET structures are developed. These analytical models are then used for optimizing each device structure and comparing the devices under the same set of constraints for a fair comparison. The key design parameters are highlighted and the strength and weakness of each device structure in various performance categories are discussed.

[1]  Generalized guide for MOSFET miniaturization , 1979, 1979 International Electron Devices Meeting.

[2]  Ken Yamaguchi,et al.  A New Short Channel MOSFET with an Atomic-Layer-Doped Impurity-Profile (ALD-MOSFET) , 1983 .

[3]  S. Ogura,et al.  Halo doping effects in submicron DI-LDD device design , 1985, 1985 International Electron Devices Meeting.

[4]  S. Inoue,et al.  A surrounding gate transistor (SGT) cell for 64/256 Mbit DRAMs , 1989, International Technical Digest on Electron Devices Meeting.

[5]  D. Hisamoto,et al.  A fully depleted lean-channel transistor (DELTA)-a novel vertical ultra thin SOI MOSFET , 1989, International Technical Digest on Electron Devices Meeting.

[6]  Yuan Taur,et al.  A high-performance 0.25- mu m CMOS technology. I. Design and characterization , 1992 .

[7]  Tor A. Fjeldly,et al.  Unified MOSFET model , 1992 .

[8]  K. F. Lee,et al.  Scaling the Si MOSFET: from bulk to SOI to bulk , 1992 .

[9]  Masashi Horiguchi,et al.  Switched-source-impedance CMOS circuit for low standby subthreshold current giga-scale LSI's , 1993 .

[10]  Yuan Taur,et al.  High performance 0.1 /spl mu/m CMOS devices with 1.5 V power supply , 1993, Proceedings of IEEE International Electron Devices Meeting.

[11]  T. Mizuno,et al.  Experimental Study Of Threshold Voltage Fluctuations Using An 8k MOSFET's Array , 1993, Symposium 1993 on VLSI Technology.

[12]  C. Fiegna,et al.  Sub-50 nm gate length n-MOSFETs with 10 nm phosphorus source and drain junctions , 1993, Proceedings of IEEE International Electron Devices Meeting.

[13]  Jason C. S. Woo,et al.  Symmetric CMOS in fully-depleted silicon-on-insulator using P/sup +/-polycrystalline SiGe gate electrodes , 1993, Proceedings of IEEE International Electron Devices Meeting.

[14]  M. R. Pinto,et al.  Explanation of reverse short channel effect by defect gradients , 1993, Proceedings of IEEE International Electron Devices Meeting.

[15]  C. Hu,et al.  Threshold voltage model for deep-submicrometer MOSFETs , 1993 .

[16]  H. Wong,et al.  Three-dimensional "atomistic" simulation of discrete random dopant distribution effects in sub-0.1 /spl mu/m MOSFET's , 1993, Proceedings of IEEE International Electron Devices Meeting.

[17]  Dimitri A. Antoniadis,et al.  Short-channel effects in deep-submicrometer SOI MOSFETS , 1993, Proceedings of 1993 IEEE International SOI Conference.

[18]  P. Chatterjee,et al.  1-V microsystems/spl minus/scaling on schedule for personal communications , 1994 .

[19]  Toru Tatsumi,et al.  0.1 /spl mu/m delta-doped MOSFET using post low-energy implanting selective epitaxy , 1994, Proceedings of 1994 VLSI Technology Symposium.

[20]  D. Burnett,et al.  Implications of fundamental threshold voltage variations for high-density SRAM and logic circuits , 1994, Proceedings of 1994 VLSI Technology Symposium.

[21]  T. Hori,et al.  A 0.1 /spl mu/m CMOS technology with tilt-implanted punchthrough stopper (TIPS) , 1994, Proceedings of 1994 IEEE International Electron Devices Meeting.

[22]  A Study of Design/Process Dependence of 0.25pm Gate Length CMOS for Improved Performance and Reliability , 1994 .

[23]  T. Sugii,et al.  Ultrafast operation of V/sub th/-adjusted p/sup +/-n/sup +/ double-gate SOI MOSFET's , 1994, IEEE Electron Device Letters.

[24]  Enrico Sangiorgi,et al.  Scaling the MOS transistor below 0.1 /spl mu/m: methodology, device structures, and technology requirements , 1994 .

[25]  Yuan Taur,et al.  On "effective channel length" in 0.1-μm MOSFETs , 1995, IEEE Electron Device Letters.

[26]  Jeffrey Bokor,et al.  Channel doping engineering of MOSFET with adaptable threshold voltage using body effect for low voltage and low power applications , 1995, 1995 International Symposium on VLSI Technology, Systems, and Applications. Proceedings of Technical Papers.

[27]  Keith A. Jenkins,et al.  Body charge related transient effects in floating body SOI NMOSFETs , 1995, Proceedings of International Electron Devices Meeting.

[28]  Shin'ichiro Mutoh,et al.  1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS , 1995, IEEE J. Solid State Circuits.

[29]  Hiroshi Iwai,et al.  Si-MOSFET scaling down to deep-sub-0.1-micron range and future of silicon LSI , 1995, 1995 International Symposium on VLSI Technology, Systems, and Applications. Proceedings of Technical Papers.