Design of a 6-bit 5.4-Gsamples/s CMOS D/A converter for DS-CDMA UWB transceivers

This paper presents a design of a 6-bit 5.4-Gsamples/s D/A converter in IBM 0.13 /spl mu/m CMOS technology for DS-CDMA UWB transceivers. The high conversion rate and low supply voltage of 1.5 V make the design a challenge. To reduce the time constant of the circuit, we propose a two-stage current-steering topology, in which the distribution of the resistive and capacitive loads is balanced at the two stages. We also propose a folded-cascode current source cell that eliminates the need to control the crossing-points of the switch signals and minimizes the digital feedthrough. The current source cell does this without sacrificing headroom, so the circuit is suitable for a low supply voltage. Post-layout simulation has been performed to estimate performance. At the conversion rate of 5.4 Gsamples/s, the spurious free dynamic range (SFDR) is greater than 38 dB for three different signal frequencies. Both the integral nonlinearity (INL) and differential nonlinearity (DNL) stay within 0.3 LSB. The layout occupies a small active area of 110 /spl mu/m /spl times/ 90 /spl mu/m, and the D/A converter consumes only 20 mW of power.

[1]  M. P. Tiilikainen.  A 14-bit 1.8-V 20-mW 1-mm/sup 2/ CMOS DAC , 2001 .

[2]  W. Sansen,et al.  SFDR-bandwidth limitations for high speed high resolution current steering CMOS D/A converters , 1999, ICECS'99. Proceedings of ICECS '99. 6th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.99EX357).

[3]  Behzad Razavi,et al.  Principles of Data Conversion System Design , 1994 .

[4]  J. McCreary.  Matching properties, and voltage and temperature dependence of MOS capacitors , 1981 .

[5]  M. Steyaert,et al.  A 10b 250MS/s binary-weighted current-steering DAC , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[6]  Michiel Steyaert,et al.  A 10-bit 1-GSample/s Nyquist current-steering CMOS D/A converter , 2001 .

[7]  Bang-Sup Song,et al.  A 14b , 100-MS / s CMOS DAC Designed for Spectral Performance , 1999 .

[8]  Bang-Sup Song,et al.  A 14 b 100 Msample/s CMOS DAC designed for spectral performance , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[9]  M.S.J. Steyaert,et al.  A 10-bit 250-MS/s binary-weighted current-steering DAC , 2004, IEEE Journal of Solid-State Circuits.

[10]  Klaas Bult,et al.  A 10b , 500-MSample / s CMOS DAC in 0 . 6 mm , 1999 .

[11]  Eduard Alarcón,et al.  Mismatch and dynamic modeling of current sources in current-steering CMOS D/A converters: an extended design procedure , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  Michiel Steyaert,et al.  An Accurate Statistical Yield Model for CMOS Current-Steering D/A Converters , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[13]  H. Amishiro,et al.  A 350-MS/s 3.3-V 8-bit CMOS D/A converter using a delayed driving scheme , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[14]  K. Bult,et al.  A 10-b, 500-MSample/s CMOS DAC in 0.6 mm2 , 1998, IEEE J. Solid State Circuits.

[15]  G. Van der Plas,et al.  A 12 bit 200 MHz low glitch CMOS D/A converter , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[16]  W. Ellersick,et al.  A serial-link transceiver based on 8 GSample/s A/D and D/A converters in 0.25 /spl mu/m CMOS , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).