Optimized Implementation of RNS FIR Filters Based on FPGAs

In this paper optimized Residue Number System (RNS) arithmetic blocks to better exploit some of the architectural characteristics of the last generation FPGAs are presented. The implementation of modulo m adders, modulo m constant and general multipliers, input and output converters are presented. These architectures are based on moduli sets chosen in order to optimally use the 6-input Look-Up Tables (LUTs) available in the Complex Logic Blocks (CLBs) of the new generation FPGAs. Experiments based on the implementation of Finite Impulse Response (FIR) filters characterized by different number of taps and wordlengths shows that the use of RNS together with suitable moduli sets optimally fits the 6-input LUTs in the last generation FPGAs architectures.

[1]  Yervant Zorian,et al.  2001 Technology Roadmap for Semiconductors , 2002, Computer.

[2]  S. Piestrak.  A high-speed realization of a residue to binary number system converter , 1995 .

[3]  Graham A. Jullien,et al.  A systolic array for fault tolerant digital signal processing using a residue number system approach , 1988, [1988] Proceedings. International Conference on Systolic Arrays.

[4]  E. T..  An Introduction to the Theory of Numbers , 1946, Nature.

[5]  Roberto Lojacono,et al.  FPGA realization of RNS to binary signed conversion architecture , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[6]  裕幸 飯田,et al.  International Technology Roadmap for Semiconductors 2003の要求清浄度について － シリコンウエハ表面と雰囲気環境に要求される清浄度, 分析方法の現状について － , 2004 .

[7]  Frédéric Rivoallon,et al.  Achieving Higher System Performance with the Virtex-5 Family of FPGAs , 2006 .

[8]  E. Wright,et al.  An Introduction to the Theory of Numbers , 1939 .

[9]  Fred J. Taylor,et al.  Design and Implementation of High-Performance RNS Wavelet Processors Using Custom IC Technologies , 2003, J. VLSI Signal Process..

[10]  S. Mitra,et al.  Handbook for Digital Signal Processing , 1993 .

[11]  Thu V. Vu.  Efficient Implementations of the Chinese Remainder Theorem for Sign Detection and Residue Decoding , 1985, IEEE Trans. Computers.

[12]  Eric Peeters,et al.  Parallel FPGA implementation of RSA with residue number systems - can side-channel threats be avoided? , 2003, 2003 46th Midwest Symposium on Circuits and Systems.

[13]  Michael A. Soderstrand,et al.  Residue number system arithmetic: modern applications in digital signal processing , 1986 .

[14]  Kah-Howe Tan,et al.  FPGA hardware implementation of an RNS FIR digital filter , 2001, Conference Record of Thirty-Fifth Asilomar Conference on Signals, Systems and Computers (Cat.No.01CH37256).

[15]  Salvatore Pontarelli,et al.  Totally Fault Tolerant RNS Based FIR Filters , 2008, 2008 14th IEEE International On-Line Testing Symposium.

[16]  W. K. Jenkins,et al.  Redundant residue number systems for error detection and correction in digital filters , 1980 .

[17]  Richard I. Tanaka,et al.  Residue arithmetic and its applications to computer technology , 1967 .

[18]  Gian Carlo Cardarilli,et al.  Tradeoffs between residue number system and traditional FIR filters , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[19]  Gian Carlo Cardarilli,et al.  RNS-to-binary conversion for efficient VLSI implementation , 1998 .