A CORDIC processor for FFT computation and its implementation using gallium arsenide technology

In this paper, the architecture and the implementation of a complex fast Fourier transform (CFFT) processor using 0.6 /spl mu/m gallium arsenide (GaAs) technology are presented. This processor computes a 1024-point FFT of 16 bit complex data in less than 8 /spl mu/s, working at a frequency beyond 700 MHz, with a power consumption of 12.5 W. The architecture of the processor is based on the COordinate Rotation DIgital Computer (CORDIC) algorithm, which avoids the use of conventional multiplication-and-accumulation (MAC) units, but evaluates the trigonometric functions using only add and shift operations, Improvements to the basic CORDIC architecture are introduced in order to reduce the area and power of the processor. This together with the use of pipelining and carry save adders produces a very regular and fast processor, The CORDIC units were fabricated and tested in order to anticipate the final performance of the processor. This work also demonstrates the maturity of GaAs technology for implementing ultrahigh-performance signal processors.

[1]  Pedro P. Carballo,et al.  High speed primitives of hardware accelerators for DSP in GaAs technology , 1992 .

[2]  J. Tukey,et al.  An algorithm for the machine calculation of complex Fourier series , 1965 .

[3]  Francisco Argüello,et al.  Application-specific architecture for fast transforms based on the successive doubling method , 1993, IEEE Trans. Signal Process..

[4]  Alvin M. Despain,et al.  Very Fast Fourier Transform Algorithms Hardware for Implementation , 1979, IEEE Transactions on Computers.

[5]  Earl E. Swartzlander,et al.  VLSI Signal Processing Technology , 1997 .

[6]  Tobias G. Noll.  Carry-save architectures for high-speed digital signal processing , 1991, J. VLSI Signal Process..

[7]  S. Walther.  A unified algorithm for elementary functions , 1899 .

[8]  Shen-Fu Hsiao,et al.  Householder CORDIC Algorithms , 1995, IEEE Trans. Computers.

[9]  Alvin M. Despain,et al.  Fourier Transform Computers Using CORDIC Iterations , 1974, IEEE Transactions on Computers.

[10]  Y.H. Hu,et al.  CORDIC-based VLSI architectures for digital signal processing , 1992, IEEE Signal Processing Magazine.

[11]  Kamran Eshraghian,et al.  GaAs design methodology & performance estimates for very high speed circuits using normally-off classes of logic , 1994 .

[12]  Jack E. Volder.  The CORDIC Trigonometric Computing Technique , 1959, IRE Trans. Electron. Comput..

[13]  Stephen I. Long,et al.  Gallium arsenide digital integrated circuit design , 1990 .

[14]  Javier D. Bruguera,et al.  Unified Mixed Radix 2-4 Redundant CORDIC Processor , 1996, IEEE Trans. Computers.

[15]  Heinrich Meyr,et al.  The Differential CORDIC Algorithm: Constant Scale Factor Redundant Implementation without Correcting Iterations , 1996, IEEE Trans. Computers.