Fast computation of substrate resistances in large circuits

In this paper, we describe a method to quickly and accurately estimate substrate coupling effects in analog and mixed digital/analog integrated circuits. Unlike numerical methods, that can be used for circuits containing only a few hundreds of substrate terminals, the new method can quickly extract circuits containing many thousands of substrate terminals. Examples are given that show that the method is sufficiently accurate for practical circuit verification. The method has been implemented in the layout-to-circuit extractor Space.

[1]  David J. Allstot,et al.  Fast parasitic extraction for substrate coupling in mixed-signal ICs , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[2]  Ulrich Lauther.  An O (N log N) Algorithm for Boolean Mask Operations , 1981, 18th Design Automation Conference.

[3]  N.P. van der Meijs,et al.  Extraction of circuit models for substrate cross-talk , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[4]  N. P. van der Meijs,et al.  Extraction of circuit models for substrate cross-talk , 1995, ICCAD.

[5]  Robert G. Meyer,et al.  Modeling and analysis of substrate coupling in integrated circuits , 1996 .

[6]  Andrew T. Yang,et al.  Mixed-signal switching noise analysis using Voronoi-tessellated substrate macromodels , 1995, DAC '95.

[7]  N. P. van der Meijs,et al.  Boundary element methods for 3D capacitance and substrate resistance calculations in inhomogeneous media in a VLSI layout verification package , 1994 .

[8]  Robert W. Dutton.  The Role of TCAD in Parasitic Analysis of ICs , 1993, ESSDERC '93: 23rd European solid State Device Research Conference.

[9]  John C. Tipper,et al.  A Straightforward Iterative Algorithm for the Planar Voronoi Diagram , 1990, Inf. Process. Lett..

[10]  P. Gács,et al.  Algorithms , 1992 .

[11]  F. L. Jones.  Electric Contacts , 1947, Nature.

[12]  Shoichi Masui,et al.  Experimental results and modeling techniques for substrate noise in mixed-signal integrated circuits , 1993 .

[13]  Wen Wang,et al.  Chip Substrate Resistance Modeling Technique for Integrated Circuit Design , 1984, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[14]  T. Smedes,et al.  Boundary element methods for capacitance and substrate resistance calculations in a VLSI layout verification package , 1970 .