Performance of partial reconfiguration in FPGA systems: A survey and a cost model

Fine-grain reconfigurable devices suffer from the time needed to load the configuration bitstream. Even for small bitstreams in partially reconfigurable FPGAs this time cannot be neglected. In this article we survey the performance of the factors that contribute to the reconfiguration speed. Then, we study an FPGA-based system architecture and with real experiments we produce a cost model of Partial Reconfiguration (PR). This model is introduced to calculate the expected reconfiguration time and throughput. In order to develop a realistic model we take into account all the physical components that participate in the reconfiguration process. We analyze the parameters that affect the generality of the model and the adjustments needed per system for error-free evaluation. We verify it with real measurements, and then we employ it to evaluate existing systems presented in previous publications. The percentage error of the cost model when comparing its results with the actual values of those publications varies from 36% to 63%, whereas existing works report differences up to two orders of magnitude. Present work enables a user to evaluate PR and decide whether it is suitable for a certain application prior entering the complex PR design flow.

[1]  Marco D. Santambrogio,et al.  Operating system support for online partial dynamic reconfiguration management , 2008, 2008 International Conference on Field Programmable Logic and Applications.

[2]  Jürgen Becker,et al.  Cost-and Power Optimized FPGA based System Integration: Methodologies and Integration of a Low-Power Capacity-based Measurement Application on Xilinx FPGAs , 2008, 2008 Design, Automation and Test in Europe.

[3]  Scott Hauck,et al.  Configuration prefetch for single context reconfigurable coprocessors , 1998, FPGA '98.

[4]  Apostolos Dollas,et al.  Methodology and Experimental Setup for the Determination of System-level Dynamic Reconfiguration Overhead , 2007 .

[5]  Pao-Ann Hsiung,et al.  Perfecto: A systemc-based design-space exploration framework for dynamically reconfigurable architectures , 2008, TRETS.

[6]  Fernando Gehm Moraes,et al.  Infrastructure for dynamic reconfigurable systems: choices and trade-offs , 2006, SBCCI '06.

[7]  Satnam Singh,et al.  Dynamic specialisation of XC6200 FPGAs by partial evaluation , 1998, Proceedings. IEEE Symposium on FPGAs for Custom Computing Machines (Cat. No.98TB100251).

[8]  Apostolos Dollas,et al.  An Effective Framework to Evaluate Dynamic Partial Reconfiguration in FPGA Systems , 2010, IEEE Transactions on Instrumentation and Measurement.

[9]  Jeff Mason,et al.  Invited Paper: Enhanced Architectures, Design Methodologies and CAD Tools for Dynamic Reconfiguration of Xilinx FPGAs , 2006, 2006 International Conference on Field Programmable Logic and Applications.

[10]  J. Palicot,et al.  Partial Reconfiguration of FPGAs for Dynamical Reconfiguration of a Software Radio Platform , 2007, 2007 16th IST Mobile and Wireless Communications Summit.

[11]  Bin Zhang,et al.  A multi-platform controller allowing for maximum Dynamic Partial Reconfiguration throughput , 2008, 2008 International Conference on Field Programmable Logic and Applications.

[12]  Apostolos Dollas,et al.  Methodology and Experimental Setup for the Determination of System-level Dynamic Reconfiguration Overhead , 2007, 15th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2007).

[13]  Eric Peskin,et al.  Leveraging Firmware in Multichip Systems to Maximize FPGA Resources: An Application of Self-Partial Reconfiguration , 2008, 2008 International Conference on Reconfigurable Computing and FPGAs.

[14]  Ulrich Rückert,et al.  Hardware Support for Dynamic Reconfiguration in Reconfigurable SoC Architectures , 2004, FPL.

[15]  Enric Morancho,et al.  Experimental Support for Reconfigurable Application-Specific Accelerators , 2006 .

[16]  Walter Stechele,et al.  A new framework to accelerate Virtex-II Pro dynamic partial self-reconfiguration , 2007, 2007 IEEE International Parallel and Distributed Processing Symposium.

[17]  Juanjo Noguera,et al.  Power Reduction in Network Equipment Through Adaptive Partial Reconfiguration , 2007, 2007 International Conference on Field Programmable Logic and Applications.

[18]  Peter M. Athanas,et al.  A versatile framework for FPGA field updates: an application of partial self-reconfiguration , 2003, 14th IEEE International Workshop on Rapid Systems Prototyping, 2003. Proceedings..

[19]  Ahmed M. Eltawil,et al.  Size-Reconfiguration Delay Tradeoffs for a Class of DSP Blocks in Multi-mode Communication Systems , 2009, 2009 17th IEEE Symposium on Field Programmable Custom Computing Machines.

[20]  Axel Jantsch,et al.  Run-time Partial Reconfiguration speed investigation and architectural design space exploration , 2009, 2009 International Conference on Field Programmable Logic and Applications.

[21]  HauckScott,et al.  Performance of partial reconfiguration in FPGA systems , 2011 .

[22]  Jean-Didier Legat,et al.  An Evaluation of Dynamic Partial Reconfiguration for Signal and Image Processing in Professional Electronics Applications , 2008, EURASIP J. Embed. Syst..

[23]  Stamatis Vassiliadis,et al.  Performance Evaluation of an Adaptive FPGA for Network Applications , 2006, Seventeenth IEEE International Workshop on Rapid System Prototyping (RSP'06).

[24]  Apostolos Dollas,et al.  Performance Evaluation of a Preloading Model in Dynamically Reconfigurable Processors , 2006, 2006 International Conference on Field Programmable Logic and Applications.

[25]  Matthew French,et al.  Autonomous System on a Chip Adaptation through Partial Runtime Reconfiguration , 2008, 2008 16th International Symposium on Field-Programmable Custom Computing Machines.