A Novel Analog Physical Synthesis Methodology Integrating Existent Design Expertise

Analog layout design has been a manual, time-consuming, and error-prone task for decades. To speed up layout design time for a new design, analog layout designers prefer referring to legacy designs and layouts rather than starting from scratch, or thoroughly applying placement and routing tools because legacy layouts contain pretty much design expertise. Motivated by such layout design process, this paper presents the first knowledge-based physical synthesis methodology to generate new layouts by integrating existent design expertise. The proposed approach can automatically analyze legacy design data including circuits, layouts, and constraints, extract matched sub-circuits between new and legacy designs, and generate multiple layouts for the new design by utilizing the quality-approved legacy layouts as much as possible. Experimental results show that the proposed methodology can achieve high layout reusage rate, and hence the designers' layout preference can be successfully reserved.

[1]  Shyh-Chang Lin,et al.  Analog placement based on hierarchical module clustering , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[2]  Yao-Wen Chang,et al.  Thermal-driven analog placement considering device matching , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[3]  José Luis Huertas,et al.  A performance-driven placement algorithm with simultaneous Place&Route optimization for analog ICs , 1997, Proceedings European Design and Test Conference. ED & TC 97.

[4]  Evangeline F. Y. Young,et al.  Practical placement and routing techniques for analog circuit designs , 2010, 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[5]  Muhammet Mustafa Ozdal,et al.  An Algorithmic Study of Exact Route Matching for Integrated Circuits , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Eyke Hüllermeier,et al.  Local Clique Merging: An Extension of the Maximum Common Subgraph Measure with Applications in Structural Bioinformatics , 2013, Algorithms from and for Nature and Life.

[7]  Tsung-Yi Ho,et al.  Performance-driven analog placement considering monotonic current paths , 2012, 2012 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[8]  Günhan Dündar,et al.  Analog Layout Generator for CMOS Circuits , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[9]  Jai-Ming Lin,et al.  Performance-driven analog placement considering boundary constraint , 2010, Design Automation Conference.

[10]  Yao-Wen Chang,et al.  Analog Placement Based on Symmetry-Island Formulation , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  Takao Ito,et al.  Regularity-oriented analog placement with diffusion sharing and well island generation , 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC).

[12]  Florin Balasa,et al.  Topological Placement with Multiple Symmetry Groups of Devices for Analog Layout Design , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[13]  Chien-Hung Chen,et al.  Fast analog layout prototyping for nanometer design migration , 2011, 2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[14]  Florin Balasa.  Modeling non-slicing floorplans with binary trees , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[15]  Kaspar Riesen,et al.  Suboptimal Graph Isomorphism using bipartite Matching , 2012, Int. J. Pattern Recognit. Artif. Intell..

[16]  Florin Balasa,et al.  Module placement for analog layout using the sequence-pair representation , 1999, DAC '99.

[17]  J. J. McGregor,et al.  Backtrack search algorithms and the maximal common subgraph problem , 1982, Softw. Pract. Exp..

[18]  Alex Doboli,et al.  Symbolic Matching and Constraint Generation for Systematic Comparison of Analog Circuits , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[19]  Evangeline F. Y. Young,et al.  Analog placement with common centroid and 1-D symmetry constraints , 2009, 2009 Asia and South Pacific Design Automation Conference.

[20]  Evangeline F. Y. Young,et al.  Slicing floorplans with pre-placed modules , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).

[21]  C.-J. Richard Shi,et al.  Parasitic-Aware Optimization and Retargeting of Analog Layouts: A Symbolic-Template Approach , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[22]  Carl Ebeling,et al.  SubGemini: Identifying SubCircuits using a Fast Subgraph Isomorphism Algorithm , 1993, 30th ACM/IEEE Design Automation Conference.

[23]  Evangeline F. Y. Young,et al.  Slicing floorplans with range constraint , 1999, ISPD '99.

[24]  Yao-Wen Chang,et al.  A corner stitching compliant B∗-tree representation and its applications to analog placement , 2011, 2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[25]  Horst Bunke,et al.  Topological features and iterative node elimination for speeding up subgraph isomorphism detection , 2012, Proceedings of the 21st International Conference on Pattern Recognition (ICPR2012).

[26]  Yao-Wen Chang,et al.  Heterogeneous B∗-trees for analog placement with symmetry and regularity considerations , 2011, 2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[27]  Shobhit Malik,et al.  Yield enhancement flow for analog and full custom designs reliability-rules automatic application , 2011, 2011 IEEE 6th International Design and Test Workshop (IDT).

[28]  Florin Balasa,et al.  Symmetry within the sequence-pair representation in the context ofplacement for analog design , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[29]  C.-J. Richard Shi,et al.  Multilevel symmetry-constraint generation for retargeting large analog layouts , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[30]  Florin Balasa,et al.  Efficient solution space exploration based on segment trees in analog placement with symmetry constraints , 2002, ICCAD 2002.

[31]  Mario Vento,et al.  Performance Comparison of Five Exact Graph Matching Algorithms on Biological Databases , 2013, ICIAP Workshops.

[32]  Evangeline F. Y. Young,et al.  Slicing floorplans with boundary constraints , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[33]  Hung-Ming Chen,et al.  Configurable analog routing methodology via technology and design constraint unification , 2012, 2012 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[34]  Yao-Wen Chang,et al.  Thermal-Driven Analog Placement Considering Device Matching , 2011, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[35]  Alex Doboli,et al.  An axiomatic model for concept structure description and its application to circuit design , 2013, Knowl. Based Syst..

[36]  Evangeline F. Y. Young,et al.  Simultaneous Handling of Symmetry, Common Centroid, and General Placement Constraints , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[37]  Jiajun Zhu,et al.  An Optimized Circuit Simulation Method for the Identification of Isomorphic Disconnected Graphs , 2013, Circuits Syst. Signal Process..

[38]  Ulf Schlichtmann,et al.  Deterministic analog circuit placement using hierarchically bounded enumeration and enhanced shape functions , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.

[39]  Patric R. J. Östergård,et al.  A New Algorithm for the Maximum-Weight Clique Problem , 1999, Electron. Notes Discret. Math..

[40]  Florin Balasa,et al.  On the exploration of the solution space in analog placement with symmetry constraints , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[41]  Lihong Zhang,et al.  Analog layout retargeting using geometric programming , 2011, TODE.

[42]  Frank M. Johannes,et al.  TINA: analog placement using enumerative techniques capable of optimizing both area and net length , 1996, Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition.

[43]  Shuenn-Yuh Lee,et al.  Augmenting slicing trees for analog placement , 2012, 2012 International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD).

[44]  Chung-Kuan Cheng,et al.  Block placement with symmetry constraints based on the O-tree non-slicing representation , 2000, DAC.

[45]  Marcus Liwicki,et al.  Faster subgraph isomorphism detection by well-founded total order indexing , 2012, Pattern Recognit. Lett..

[46]  Rob A. Rutenbar,et al.  ILAC: An Automated Layout Tool for Analog CMOS Circuits , 2002 .

[47]  Yao-Wen Chang,et al.  Placement with symmetry constraints for analog layout design using TCG-S , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[48]  Florin Balasa,et al.  Using Non-slicing Topological Representations for Analog Placement , 2001 .

[49]  Florin Balasa,et al.  Placement with symmetry constraints for analog layout using red-black trees , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[50]  C. D. Gelatt,et al.  Optimization by Simulated Annealing , 1983, Science.

[51]  Nuno Horta,et al.  LAYGEN II—Automatic Layout Generation of Analog Integrated Circuits , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[52]  Di Long,et al.  Signal-path driven partition and placement for analog circuit , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[53]  Carl Ebeling.  GeminiII: a second generation layout validation program , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[54]  Di Long,et al.  Thermal-driven Symmetry Constraint for Analog Layout with CBL Representation , 2006, 2007 Asia and South Pacific Design Automation Conference.

[55]  Florin Balasa,et al.  Using red-black interval trees in device-level analog placement with symmetry constraints , 2003, ASP-DAC '03.