An Adiabatic 4: 2 Compressor Design for Low Power VLSI

4:2 compressors are basic components in the design of parallel multipliers. Low power consuming 4:2 compressors can result in a significant reduction of power when realizing power-efficient multipliers in any low power oriented systems. In the area of low power integrated circuit design, adiabatic switching technique has received considerable attention in the recent years. Many adiabatic logic architectures have been reported. In this letter, a low power 4:2 compressor circuit based on the adiabatic switching principle is proposed. When simulated using HSPICE, it was shown that the proposed circuit consumed very much less power than the static CMOS version.

[1]  Hiroshi Maruyama,et al.  SP 22.6: A 4.311s 0.3~ CMOS 54x54b Multiplier Using Precharged Pass-Transistor Logic , 1996 .

[2]  M. Nagamatsu,et al.  A 10 ns 54*54 b parallel structured full array multiplier with 0.5 mu m CMOS technology , 1991 .

[3]  Anantha P. Chandrakasan,et al.  Low-power CMOS digital design , 1992 .

[5]  K. T. Lau,et al.  Improved adiabatic pseudo-domino logic family , 1997 .

[6]  D. H. Jacobsohn,et al.  A Suggestion for a Fast Multiplier , 1964, IEEE Trans. Electron. Comput..

[7]  Thad Gabara.  PULSED LOW POWER CMOS , 1994 .

[8]  Vojin G. Oklobdzija,et al.  Pass-transistor adiabatic logic using single power-clock supply , 1997 .

[9]  Mark Horowitz,et al.  SPIM: a pipelined 64*64-bit iterative multiplier , 1989 .

[10]  T. Noguchi,et al.  A 15-ns 32*32-b CMOS multiplier with an improved parallel structure , 1990 .

[11]  Vojin G. Oklobdzija,et al.  An integrated multiplier for complex numbers , 1994, J. VLSI Signal Process..

[12]  Makoto Suzuki,et al.  A 4.4 ns CMOS 54/spl times/54-b multiplier using pass-transistor multiplexer , 1995 .

[13]  K. T. Lau,et al.  Pass-transistor adiabatic logic with NMOS pull-down configuration , 1998 .

[14]  Shen-Fu Hsiao,et al.  Design of high-speed low-power 3-2 counter and 4-2 compressor for fast multipliers , 1998 .

[15]  Bum-Sik Kim,et al.  A new 4-2 adder and booth selector for low power MAC unit , 1997, ISLPED '97.

[16]  H. T. Kung,et al.  A Regular Layout for Parallel Adders , 1982, IEEE Transactions on Computers.

[17]  Deog-Kyoon Jeong,et al.  An efficient charge recovery logic circuit , 1996, IEEE J. Solid State Circuits.

[18]  John Stewart Denker,et al.  Adiabatic dynamic logic , 1995 .