论文信息 - A High-Speed Pipelined ADC Based on Open-Loop Amplification

A High-Speed Pipelined ADC Based on Open-Loop Amplification

In this paper, a high-speed pipelined ADC is proposed based on open-loop amplification. The open loop amplification technology presents higher bandwidth and higher power efficiency than the conventional closed loop amplification. Source degeneration technology is adopted to improve the linearity of the residual amplifier. In addition, each stage outputs one bit for higher conversion rate and more flexibility. The sample and hold amplifier is remove for power efficiency. The ADC is implemented in 0.18 CMOS process. The simulation result shows than an SNDR of 55.09 dB and an SFDR of 67.37 dB are achieved at a sampling rate of 500 Msps and the power consumption is about 181 mW.

Qiao Meng | Yujia Huang | Fei Li

[1] M. Young. The technical writer's handbook : writing with style and clarity , 1989 .

[2] Franziska Hoffmann,et al. Design Of Analog Cmos Integrated Circuits , 2016 .

[3] Akira Matsuzawa,et al. A 9-bit 1.8 GS/s 44 mW Pipelined ADC Using Linearized Open-Loop Amplifiers , 2016, IEEE Journal of Solid-State Circuits.

[4] A. Karanicolas,et al. A 15-b 1-Msample/s digitally self-calibrated pipeline ADC , 1993 .

[5] S. Devarajan,et al. A 16-bit, 125 MS/s, 385 mW, 78.7 dB SNR CMOS Pipeline ADC , 2009, IEEE Journal of Solid-State Circuits.

[6] E. Iroaga,et al. A 12-Bit 75-MS/s Pipelined ADC Using Incomplete Settling , 2007, IEEE Journal of Solid-State Circuits.

[7] Ding-Lan Shen,et al. A 6-Bit 800-MS/s Pipelined A/D Converter with Open-Loop Amplifiers , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..