Input pattern classification for transistor level testing of BiCMOS circuits
暂无分享,去创建一个
Anura P. Jayasumana | Yashwant K. Malaiya | Sankaran M. Menon | Y. Malaiya | A. Jayasumana | S. Menon
[1] Anura P. Jayasumana,et al. Behavior of faulty double BJT BiCMOS logic gates , 1992 .
[2] Michele Favalli,et al. Analysis of Steady State Detection of Resistive Bridging Faults in BiCMOS Digital ICs , 1992, Proceedings International Test Conference 1992.
[3] Yashwant K. Malaiya,et al. Testable design for BiCMOS stuck-open fault detection , 1993, Digest of Papers Eleventh Annual 1993 IEEE VLSI Test Symposium.
[4] Anura P. Jayasumana,et al. Test generation for BiCMOS circuits , 1993, 1993 IEEE International Symposium on Circuits and Systems.
[5] Mohamed I. Elmasry,et al. Testing and design for testability of BiCMOS logic circuits , 1992, Digest of Papers. 1992 IEEE VLSI Test Symposium.
[6] Yashwant K. Malaiya,et al. A New Fault Model and Testing Technique for CMOS Devices , 1982, International Test Conference.
[7] Anura P. Jayasumana,et al. Behavior of faulty single BJT BiCMOS logic gates , 1992, Digest of Papers. 1992 IEEE VLSI Test Symposium.
[8] Anura P. Jayasumana,et al. Enhancement of resolution in supply current based testing for large ICs , 1991, Digest of Papers 1991 VLSI Test Symposium 'Chip-to-System Test Concerns for the 90's.
[9] Dhamin Al-Khalili,et al. Testability analysis and fault modeling of BiCMOS circuits , 1992, J. Electron. Test..
[10] Jacob A. Abraham,et al. BiCMOS fault models: is stuck-at adequate? , 1990, Proceedings., 1990 IEEE International Conference on Computer Design: VLSI in Computers and Processors.
[11] S. M. Menon,et al. Bridging faults in BiCMOS circuits , 1993 .