A CMOS Analog Baseband for a 5GHzWLAN Direct- Conversion Receiver

This paper describes a CMOS analog baseband circuits for direct- conversion receiver of5GHz IEEE 802.11a. The analog baseband consists of I/Q signal paths which have channel selection filter, programmable gain amplifier (PGA). An active-RC channel selection filter for WLAN is described whose cut-off frequency is tunable from 6MHz to 20MHz. For high linearity, the PGA is constructed with op-amp and resistor based inverting amplifiers. For minimum power consumption, the op-amps employ the current re-using feedforward frequency compensation. The input third-order intercept point (iIP3) is 20dBV at the highest gain mode. Implemented in a 0.18 m CMOS technology, the gain of the programmable gain amplifier (PGA) can be controlled from 2.5dB to 52.5dB with 0.5dB step.

[1]  Jose Silva-Martinez,et al.  A robust feedforward compensation scheme for multistage operational transconductance amplifiers with no Miller capacitors , 2003, IEEE J. Solid State Circuits.

[2]  K. Halonen,et al.  A 2.7V CMOS dual-mode baseband filter for PDC and WCDMA , 2000, Proceedings of the 26th European Solid-State Circuits Conference.

[3]  Changsik Yoo,et al.  A low-power wide-bandwidth fully differential operational amplifier with current re-using feedforward frequency compensation , 2004, Proceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits.

[4]  A.A. Abidi,et al.  A broad-band tunable CMOS channel-select filter for a low-IF wireless receiver , 1999, IEEE Journal of Solid-State Circuits.

[5]  Asad A. Abidi,et al.  A wideband tunable CMOS channel-select filter for a low-IF wireless receiver , 1999, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327).

[6]  Eric A. M. Klumperink,et al.  Variable Bandwidth Analog Channel Filters for Software Defined Radio , 2001 .