Configurable Computing (CC) that combines the computational benefits of custom ASICs and flexibility and reconfigurability of general-purpose microprocessor has opened a new and exciting era for designing mobile software services. In particular, the increased computational density of programmable logic devices has the potential to lead to real-time mobile software and services that require fast matrix computations without having to perform row/column inner product operations at all. In this paper, we introduce a direct mapping between matrix groups and Cayley graphs to propose a novel architecture for matrix operations on configurable devices that can facilitate real-time mobile software and services requiring fast matrix operations such as various video manipulations. This new family of architectures is based on Cayley Graphs, hence the name Programmable Graph Architecture (PGA). The basic idea of the PGA is to transform the original matrix operation into a spatial graph routing problem. Our previous work of using Cayley Graphs as an interconnection network model has provided the backbone of this new approach for carrying out matrix operations on programmable graph architectures. A step-by-step algorithm and an example will be used to illustrate our approach.
[1]
Cayley.
On the Theory of Groups
,
1877
.
[2]
Ming-Bo Lin,et al.
Constant Time Inner Product and Matrix Computations on Permutation Network Processors
,
1994,
IEEE Trans. Computers.
[3]
Sheldon B. Akers,et al.
A Group-Theoretic Model for Symmetric Interconnection Networks
,
1989,
IEEE Trans. Computers.
[4]
Gunnar E. Carlsson,et al.
Interconnection Networks Based on a Generalization of Cube-Connected Cycles
,
1985,
IEEE Transactions on Computers.
[5]
K. Wendy Tang,et al.
Representations and routing for Cayley graphs [computer networks]
,
1991,
IEEE Trans. Commun..
[6]
K. Wendy Tang,et al.
Representations and Routing for Cayley Graphs
,
2009
.
[7]
André DeHon,et al.
Dynamically Programmable Gate Arrays: A Step Toward Increased Computational Density
,
1996
.
[8]
A. Yavuz Oruç,et al.
Parallel Modular Arithmetic on a Permutation Network
,
1991,
ICPP.
[9]
G. A. Margulis,et al.
Explicit constructions of graphs without short cycles and low density codes
,
1982,
Comb..