OPTMR: Optimal data flow graph partitioning for triple modular redundancy against hardware Trojan in reconfigurable hardware

Hardware Trojans have become a significant threat to computing reliability and data security in reconfigurable hardware. One of the most effective techniques of run-time detection and recovery is based on Triple Modular Redundancy (TMR) mechanism; however, this mechanism causes a large resource overhead because the protected circuit needs to be totally duplicated twice for detection stage and decision stage. This paper proposes a novel methodology called Optimal Partitioning Triple Modular Redundancy (OPTMR) that optimizes the Data Flow Graph (DFG) partitioning to reduce the total overhead of TMR. The mathematical relationship between DFG partitioning and total overhead is discussed and the principle of DFG node division is presented. The efficiency and effectiveness of OPTMR is verified through simulation on an actual Field Programmable Gate Array (FPGA) device.

[1]  Dong Wang,et al.  An Energy-Efficient Coarse-Grained Reconfigurable Processing Unit for Multiple-Standard Video Decoding , 2015, IEEE Transactions on Multimedia.

[2]  Swarup Bhunia,et al.  Hardware trojan attacks in FPGA devices: threat analysis and effective counter measures , 2014, GLSVLSI '14.

[3]  Bjorn De Sutter,et al.  Implementation of a Coarse-Grained Reconfigurable Media Processor for AVC Decoder , 2008, J. Signal Process. Syst..

[4]  Swarup Bhunia,et al.  Hardware Trojan: Threats and emerging solutions , 2009, 2009 IEEE International High Level Design Validation and Test Workshop.

[5]  Liyuan Liu,et al.  A 1000 fps Vision Chip Based on a Dynamically Reconfigurable Hybrid Architecture Comprising a PE Array Processor and Self-Organizing Map Neural Network , 2014, IEEE Journal of Solid-State Circuits.

[6]  Roberto Guerrieri,et al.  A Heterogeneous Digital Signal Processor for Dynamically Reconfigurable Computing , 2010, IEEE Journal of Solid-State Circuits.

[7]  Christos A. Papachristou,et al.  Dynamic evaluation of hardware trust , 2009, 2009 IEEE International Workshop on Hardware-Oriented Security and Trust.

[8]  Michael S. Hsiao,et al.  Hardware Trojan Attacks: Threat Analysis and Countermeasures , 2014, Proceedings of the IEEE.

[9]  Robert E. Lyons,et al.  The Use of Triple-Modular Redundancy to Improve Computer Reliability , 1962, IBM J. Res. Dev..

[10]  Liang Liu,et al.  A Heterogeneous Reconfigurable Cell Array for MIMO Signal Processing , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.