An 8-b 1.5MS/s 2-bit per cycle SAR ADC with parasitic insensitive single capacitive reference DAC

This paper presents a low power 1V, 1.5MS/s 8-bit successive approximation register ADC in 90 nm technology. The DAC architecture employs fixed number of unit size capacitors and charge recycling through low power buffers to produce 2-bits in one cycle. The multiple reference voltage generation scheme in DAC, as demanded for 2 bits per cycle operation, is parasitic insensitive to a large extent. A two bit flash ADC is used to decide the 2-bits in each cycle. The simulated SNDR, at the input frequency of 17.7 kHz, is 49.2 dB and 48.44 dB at Nyquist frequency. The simulated DNL and INL are found to be within 0.9LSB and 0.5LSB respectively. The design consumes a power of 185 μW from the power supply of 1V.

[1]  Hwang-Cherng Chow,et al.  1V 10-bit successive approximation ADC for low power biomedical applications , 2007, 2007 18th European Conference on Circuit Theory and Design.

[2]  S. Gambini,et al.  A 1.5MS/s 6-bit ADC with 0.5V supply , 2006, 2006 IEEE Asian Solid-State Circuits Conference.

[3]  Edgar Sánchez-Sinencio,et al.  An Energy-Efficient Time-Domain Asynchronous 2 b/Step SAR ADC With a Hybrid R-2R/C-3C DAC Structure , 2014, IEEE Journal of Solid-State Circuits.

[4]  Shuenn-Yuh Lee,et al.  A 1-V 8-bit 0.95mW successive approximation ADC for biosignal acquisition systems , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[5]  Franco Maloberti,et al.  Design considerations on low-voltage low-power data converters , 1995 .

[6]  E.K.F. Lee,et al.  A 1-V, 8-bit successive approximation ADC in standard CMOS process , 2000, IEEE Journal of Solid-State Circuits.

[7]  Jens Sauerbrey,et al.  A 0.5-V 1-μW successive approximation ADC , 2003, IEEE J. Solid State Circuits.

[8]  杨银堂,et al.  A 10-bit low power SAR A/D converter based on 90 nm CMOS , 2009 .

[9]  Franco Maloberti,et al.  An 8-b 400-MS/s 2-b-Per-Cycle SAR ADC With Resistive DAC , 2012, IEEE Journal of Solid-State Circuits.

[10]  Shahriar Mirabbasi,et al.  An ultra-low-power SAR ADC with an area-efficient DAC architecture , 2011, 2011 IEEE International Symposium of Circuits and Systems (ISCAS).

[11]  M. S. Bhat,et al.  A 500 kS/s 8-bit charge recycle based 2-bit per step SAR-ADC , 2012, 2012 Third International Conference on Emerging Applications of Information Technology.

[12]  A.P. Chandrakasan,et al.  An Ultra Low Energy 12-bit Rate-Resolution Scalable SAR ADC for Wireless Sensor Nodes , 2007, IEEE Journal of Solid-State Circuits.

[13]  Hiroki Ishikuro,et al.  A power scalable SAR-ADC in 0.18µm-CMOS with 0.5V nano-watt operation , 2011, 2011 1st International Symposium on Access Spaces (ISAS).

[14]  Ho-Jin Park,et al.  A 1 mW 10-bit 500KSPS SAR A/D converter , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[15]  Ho-Jin Park,et al.  A 7b 1GS/s 7.2mW nonbinary 2b/cycle SAR ADC with register-to-DAC direct control , 2012, Proceedings of the IEEE 2012 Custom Integrated Circuits Conference.