A new multi-objective mathematical model for the high-level synthesis of integrated circuits

Abstract An integrated circuit contains millions of components, all of which have to fit in the reserved silicon area and fulfill a defined functionality within a specified amount of execution time. Therefore, the design of an effective integrated circuit is a nontrivial task. Actually, it can be considered as a multi-objective optimization problem with two conflicting objectives: minimizing the total execution time called latency and the total silicon area of the integrated circuit. The overall problem is composed of tightly-coupled subproblems, i.e., determining the allocation of operators that execute the operations, the assignment of operations to operators, and scheduling of the operations. We formulate a multi-objective mixed-integer linear programming model (MOMILP) to solve this complex problem. It is novel since it incorporates decisions about the so-called multiplexers, which are essential components of an integrated circuit. The proposed MOMILP model is solved exactly using an augmented e-constrained method. This enables us to find all the Pareto optimal solutions and hence the Pareto frontier for a given problem instance within a reasonable amount of computation time. The minimum latency and minimum area solutions of our model are 13.20 and 7.24% better on the average than the model that ignores multiplexers.

[1]  Hiroyuki Tomiyama,et al.  Clock-constrained simultaneous allocation and binding for multiplexer optimization in high-level synthesis , 2012, 17th Asia and South Pacific Design Automation Conference.

[2]  Hanif D. Sherali,et al.  Improving Discrete Model Representations via Symmetry Considerations , 2001, Manag. Sci..

[3]  Xun Liu,et al.  A Functional Unit and Register Binding Algorithm for Interconnect Reduction , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  Philippe Coussy,et al.  Multiple Word-Length High-Level Synthesis , 2008, EURASIP J. Embed. Syst..

[5]  Jason Cong,et al.  Coordinated resource optimization in behavioral synthesis , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[6]  Arda Yurdakul,et al.  Design automation model for application-specific processors on reconfigurable fabric , 2009, 2009 Forum on Specification & Design Languages (FDL).

[7]  Brian T. Denton,et al.  Optimal Allocation of Surgery Blocks to Operating Rooms Under Uncertainty , 2010, Oper. Res..

[8]  Román Hermida,et al.  Allocation of multiple precision behaviors for maximal bit level reuse of hardware resources , 2003, J. Syst. Archit..

[9]  Srinivas Katkoori,et al.  Minimizing wire delays by net-topology aware binding during floorplan- driven high level synthesis , 2007, 2007 IFIP International Conference on Very Large Scale Integration.

[10]  Jason Cong,et al.  Simultaneous FU and Register Binding Based on Network Flow Method , 2008, 2008 Design, Automation and Test in Europe.

[11]  Jason Helge Anderson,et al.  Impact of FPGA architecture on resource sharing in high-level synthesis , 2012, FPGA '12.

[12]  Alice C. Parker,et al.  Accuracy sensitive word-length selection for algorithm optimization , 1998, Proceedings International Conference on Computer Design. VLSI in Computers and Processors (Cat. No.98CB36273).

[13]  George Mavrotas,et al.  Effective implementation of the epsilon-constraint method in Multi-Objective Mathematical Programming problems , 2009, Appl. Math. Comput..

[14]  Minjoong Rim,et al.  Optimal allocation and binding in high-level synthesis , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[15]  Saraju P. Mohanty,et al.  Simultaneous peak and average power minimization during datapath scheduling , 2005, IEEE Trans. Circuits Syst. I Regul. Pap..

[16]  Peter Y. K. Cheung,et al.  Optimal combined word-length allocation and architectural synthesis of digital signal processing circuits , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[17]  Wayne Luk,et al.  Optimal datapath allocation for multiple-wordlength systems , 2000 .

[18]  Paolo Ienne,et al.  A high-level synthesis flow for custom instruction set extensions for application-specific processors , 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC).

[19]  Octavio Nieto-Taladriz,et al.  Architectural Synthesis of Fixed-Point DSP Datapaths Using FPGAs , 2009, Int. J. Reconfigurable Comput..

[20]  Bertrand Le Gal,et al.  High-level synthesis for the design of FPGA-based signal processing systems , 2009, 2009 International Symposium on Systems, Architectures, Modeling, and Simulation.

[21]  John P. Knight,et al.  Operations research in the high-level synthesis of integrated circuits , 1993, Comput. Oper. Res..

[22]  Jason Cong,et al.  Register binding and port assignment for multiplexer optimization , 2004 .

[23]  Wonyong Sung,et al.  Combined word-length optimization and high-level synthesis ofdigital signal processing systems , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[24]  Nicolas Hervé,et al.  About the Importance of Operation Grouping Procedures for Multiple Word-Length Architecture Optimizations , 2007, ARC.

[25]  Luciano Lavagno,et al.  Realistic performance-constrained pipelining in high-level synthesis , 2011, 2011 Design, Automation & Test in Europe.

[26]  Mahmood Fazlali,et al.  High speed merged-datapath design for run-time reconfigurable systems , 2009, 2009 International Conference on Field-Programmable Technology.

[27]  Yu-Chin Hsu,et al.  Data path allocation based on bipartite weighted matching , 1990, 27th ACM/IEEE Design Automation Conference.

[28]  Malgorzata Marek-Sadowska,et al.  Efficient circuit clustering for area and power reduction in FPGAs , 2002, FPGA '02.

[29]  Gabriel Caffarena,et al.  Architectural synthesis of DSP circuits under simultaneous error and time constraints , 2010, 2010 18th IEEE/IFIP International Conference on VLSI and System-on-Chip.