论文信息 - A new contact programming ROM architecture for digital signal processor

A new contact programming ROM architecture for digital signal processor

A new VIA-2 contact programming ROM architecture for quad level metal (QLM) process was developed, fabricated and tested with 100 MIPS 16 bit fixed point digital signal processor (DSP). The new ROM cell achieved nearly the same density as conventional diffusion programming ROM (only 4% bigger in area), high speed (106 MHz@VDD=1.66 V, 149 MHz@VDD=2.13 V), shorter (1/5) Turn Around Time (TAT), more immunity to process deviations, and confirmed 100 MIPS, 100 MHz operation with DSP (4.5 M Transistors) using 0.35 /spl mu/m 2.5 V/3.3 V dual gates CMOS QLM process technology.

H. Takahashi | S. Muramatsu | M. Itoigawa

[1] Yuji Ozawa,et al. A Circuit Library for Low Power and High Speed Digital Signal Processor , 1995 .

[2] Minoru Okamoto,et al. An 80-MOPS-peak high-speed and low-power-consumption 16-b digital signal processor , 1996 .

[3] H. Takahashi,et al. A 1 V DSP for wireless communications , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[4] Takeshi Tokuda,et al. A 28 mW 16-bit Digital Signal Processor for the PDC Half-Rate CODEC (Special Issue on Low-Power LSI Technologies) , 1996 .