Ultralow silicon substrate noise crosstalk using metal Faraday cages in an SOI technology

Ultralow substrate crosstalk is demonstrated using a novel metal Faraday cage isolation scheme in silicon-on-insulator technology. Over ten times reduction in crosstalk is demonstrated up to 10 GHz, compared to previously reported substrate crosstalk suppression technologies.

[1]  K. Jenkins,et al.  Effective crosstalk isolation through p/sup +/ Si substrates with semi-insulating porous Si , 2002, IEEE Electron Device Letters.

[2]  On-chip spiral inductors with patterned ground shields for Si-based RF ICs , 1998 .

[3]  R. Mauntel,et al.  Physics and compact modeling of SOI substrates with buried ground plane (GPSOI) for substrate noise suppression , 2001, 2001 IEEE MTT-S International Microwave Sympsoium Digest (Cat. No.01CH37157).

[4]  Harold Gamble,et al.  Substrate crosstalk suppression capability of silicon-on-insulator substrates with buried ground planes (GPSOI) , 2000 .

[5]  P. Welch,et al.  Comprehensive study of substrate noise isolation for mixed-signal circuits , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[6]  Denis Flandre,et al.  Substrate crosstalk reduction using SOI technology , 1997 .

[7]  C. Yue,et al.  On-chip Spiral Inductors With Patterned Ground Shields For Si-based RF IC's , 1997, Symposium 1997 on VLSI Circuits.

[8]  J. Scholvin,et al.  A Faraday cage isolation structure for substrate crosstalk suppression , 2001, IEEE Microwave and Wireless Components Letters.

[9]  Welch,et al.  A simple approach to modeling cross-talk in integrated circuits , 1993 .

[10]  N. Zamdmer,et al.  A 0.13-/spl mu/m SOI CMOS technology for low-power digital and RF applications , 2001, 2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184).

[11]  Pasqualina M. Sarro,et al.  A micromachining post-process module for RF silicon technology , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).