On-Line Signature Learning and Checking

This paper presents a new approach to concurrent error detection in multiple processor systems using on-line signature analysis. In this new technique, called On-line Signature Learning and Checking (OSLC), the block identification and the reference signature generation are performed at run time. Many hardware control signals are included in the signatures, which improves the error detection coverage, and the alterations and/or extensions in the compilers, assemblers and loaders are avoided. In OSLC the signatures are stored in the local memory of a watchdog processor, the Checker, which is based on a new principle that reduces the storage requirements of control flow information to less than 2% of the signature overhead. Furthermore, the Checker is very simple and can check several processors concurrently. A demonstration system of this technique has been designed and built. Results of fault injection experiments have shown that 99.4% of instruction type faults can be detected by OSLC with a very short latency (26 μSec). The coverage for general faults is 94.5% and the average latency is 464 sec.

[1]  Edward J. McCluskey,et al.  Concurrent System-Level Error Detection Using a Watchdog Processor , 1985, ITC.

[2]  Parag K. Lala,et al.  Fault tolerant and fault testable hardware design , 1985 .

[3]  Richard G. Hamlet.  Testing Programs to Detect Malicious Faults , 1992 .

[4]  Elaine J. Weyuker,et al.  Selecting Software Test Data Using Data Flow Information , 1985, IEEE Transactions on Software Engineering.

[5]  Edward J. McCluskey,et al.  Concurrent Error Detection Using Watchdog Processors - A Survey , 1988, IEEE Trans. Computers.

[6]  D.P. Siewiorek,et al.  Testing of digital systems , 1981, Proceedings of the IEEE.

[7]  John Paul Shen,et al.  Processor Control Flow Monitoring Using Signatured Instruction Streams , 1987, IEEE Transactions on Computers.

[8]  John Paul Shen.  A roving monitoring processor for detection of control flow errors in multiple processor systems , 1987 .

[9]  Henrique Madeira,et al.  Experimental evaluation of a set of simple error detection mechanisms , 1990 .

[10]  Johan Karlsson,et al.  Evaluation of error detection schemes using fault injection by heavy-ion radiation , 1989, [1989] The Nineteenth International Symposium on Fault-Tolerant Computing. Digest of Papers.

[11]  Janusz Sosnowski,et al.  Detection of control flow errors using signature and checking instructions , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[12]  Masood Namjoo,et al.  Techniques for Concurrent Testing of VLSI Processor Operation , 1982, ITC.

[13]  John Paul Shen,et al.  Concurrent Error Detection using Signature Monitoring and Encryption , 1991 .

[14]  Henrique Madeira,et al.  On-line signature learning and checking: experimental evaluation , 1991, [1991] Proceedings, Advanced Computer Technology, Reliable Systems and Applications.

[15]  John Paul Shen,et al.  Continuous signature monitoring: efficient concurrent-detection of processor control errors , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.