FPGA based implementation of FDCT using Distributed Arithmetic
暂无分享,去创建一个
Amitabha Sinha | Debashis Chowdhury | Swapan Kumar. Samaddar | A. Sinha | S. Samaddar | Debashis Chowdhury
[1] Ting Chen,et al. VLSI implementation of a 16*16 discrete cosine transform , 1989 .
[2] Masahiko Yoshimoto,et al. A 100-MHz 2-D discrete cosine transform core processor , 1992 .
[3] Sanjit K. Mitra,et al. Handbook for Digital Signal Processing , 1993 .
[4] John G. Proakis,et al. Digital Signal Processing: Principles, Algorithms, and Applications , 1992 .
[5] Kazimierz Wiatr,et al. E06: FAST-DCT modified algorithms implemented in FPGA chips for real-time image compression , 2004 .
[6] Earl E. Swartzlander,et al. DCT Implementation with Distributed Arithmetic , 2001, IEEE Trans. Computers.
[7] Bede Liu,et al. A new hardware realization of digital filters , 1974 .
[8] Kaushik Roy,et al. A low power reconfigurable DCT architecture to trade off image quality for computational complexity , 2004, 2004 IEEE International Conference on Acoustics, Speech, and Signal Processing.
[9] J. E. Poliscuk. Intelligible Automated Reasoning: Systems with the Resolution, Induction and Symmetry , 2005 .
[10] Y. Inoue,et al. A 100MHz 2-D Discrete Cosine Transform Core Processor , 1991, Symposium on VLSI Circuits.
[11] Kazimierz Wiatr,et al. Chen and Loeffler Fast DCT modified Algorithms Implemented in FPGA Chips for Real-Time Image Compression , 2004, ICCVG.
[12] Jiun-In Guo,et al. An efficient 2-D DCT/IDCT core design using cyclic convolution and adder-based realization , 2004, IEEE Transactions on Circuits and Systems for Video Technology.
[13] Magdy A. Bayoumi,et al. A low power high performance distributed DCT architecture , 2002, Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002.