Charge pump with adaptive stages for non-volatile memories

A charge pump that changes its number of stages while maintaining the same total charge pump capacitances is presented. The charge pump dynamically modifies the number of stages through a feedback that rearranges the topology of the set capacitor minimising power consumption. The circuit is then discussed analytically and validated through transistor-level simulations by using 0.18 μm EEPROM technology.

[1]  J. F. Dickson,et al.  On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique , 1976 .

[2]  R. Castello,et al.  1.5 V High Performance S.C. Filters in BiCMOS Technology , 1990, ESSCIRC '90: Sixteenth European Solid-State Circuits Conference.

[3]  S. Yamada,et al.  A 5-V-only operation 0.6- mu m flash EEPROM with row decoder scheme in triple-well structure , 1992 .

[4]  T. Sato,et al.  A 5-V-only 16-Mb flash memory with sector erase mode , 1992 .

[5]  S. Yamada,et al.  A 16-Mb flash EEPROM with a new self-data-refresh scheme for a sector erase operation , 1994 .

[6]  Mohamed I. Elmasry,et al.  Low-Power Digital VLSI Design: Circuits and Systems , 1995 .

[7]  Anantha P. Chandrakasan,et al.  Low Power Digital CMOS Design , 1995 .

[8]  Massoud Pedram,et al.  Low power design methodologies , 1996 .

[9]  G. Palumbo,et al.  Design of an nth order Dickson voltage multiplier , 1996, IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications.

[10]  Ashok K. Sharma,et al.  Semiconductor Memories , 1997 .

[11]  E.C. Dijkmans,et al.  A -90 dB THD rail-to-rail input opamp using a new local charge pump in CMOS , 1997, Proceedings of the 23rd European Solid-State Circuits Conference.

[12]  T. Tanzawa,et al.  A dynamic analysis of the Dickson charge pump circuit , 1997, IEEE J. Solid State Circuits.

[13]  Chi-Chang Wang,et al.  Efficiency improvement in charge pump circuits , 1997 .

[14]  Jieh-Tsorng Wu,et al.  MOS charge pumps for low-voltage operation , 1998, IEEE J. Solid State Circuits.

[15]  Michel Declercq,et al.  A high-efficiency CMOS voltage doubler , 1998, IEEE J. Solid State Circuits.

[16]  H. Morimura,et al.  A step-down boosted-wordline scheme for 1-V battery-operated fast SRAM's , 1998 .

[17]  Bram Nauta,et al.  Embedded 5 V-to-3.3 V voltage regulator for supplying digital IC's in 3.3 V CMOS technology , 1998, IEEE J. Solid State Circuits.

[18]  Toru Tanzawa,et al.  Optimization of word-line booster circuits for low-voltage flash memories , 1999 .

[19]  Andreas G. Andreou,et al.  Low-Voltage/Low-Power Integrated Circuits and Systems , 1999 .

[20]  Andreas G. Andreou,et al.  Low-voltage/low-power integrated circuits and systems : low-voltage mixed-signal circuits , 1999 .

[21]  Carla Golla,et al.  Flash Memories , 1999 .

[22]  G. Palumbo,et al.  Improved behavioral and design model of an Nth-order charge pump , 2000 .

[23]  Kaushik Roy,et al.  Low-Power CMOS VLSI Circuit Design , 2000 .

[24]  W. Weber,et al.  Charge sharing concept and new clocking scheme for power efficiency and electromagnetic emission improvement of boosted charge pumps , 2000, IEEE Journal of Solid-State Circuits.

[25]  H. Sato,et al.  A 126.6 mm/sup 2/ AND-type 512 Mb flash memory with 1.8 V power supply , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[26]  Ming Zhang,et al.  Multi-Value Voltage-to-Voltage Converter Using a Multi-Stage Symmetrical Charge Pump for On-Chip EEPROM Programming , 2001 .

[27]  Andrea Gerosa,et al.  A Sub-Micron CMOS Programmable Charge Pump for Implantable Pacemaker , 2001 .

[28]  Kyeong-Sik Min,et al.  A fast pump-down V/sub BB/ generator for sub-1.5-V DRAMs , 2001 .

[29]  Ken Takeuchi,et al.  Circuit techniques for a 1.8-V-only NAND flash memory , 2002, IEEE J. Solid State Circuits.

[30]  G. Palumbo,et al.  Charge-pump circuits: power-consumption optimization , 2002 .