Iterative Performance Model Upgradation in Geometric Programming Based Analog Circuit Sizing for Improved Design Accuracy

In this paper, we propose a technique to improve the accuracy of the final design predicted by Geometric Programming based CMOS analog circuit sizing methodology. Here we use a multi-level AC performance modeling paradigm to develop the empirical models of circuit performance metrics. Performance models are then upgraded over iterations of design cycle. This iterative model up gradation in a sequence of geometric programming guides the final design to converge with better accuracy. The methodology is validated by designing a two-stage amplifier cascaded with a Class-A (source-follower) output buffer stage in UMC 0.18 μm technology.

[1]  Georges G. E. Gielen,et al.  Generalized posynomial performance modeling , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[2]  Pradip Mandal,et al.  Automatic generation of saturation constraints and performance expressions for geometric programming based analog circuit sizing , 2011, 2011 12th International Symposium on Quality Electronic Design.

[3]  Pradip Mandal,et al.  An Improvised MOS Transistor Model Suitable for Geometric Program Based Analog Circuit Sizing in Sub-micron Technology , 2010, 2010 23rd International Conference on VLSI Design.

[4]  Georges G. E. Gielen,et al.  Efficient DDD-based symbolic analysis of large linear analog circuits , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[5]  Stephen P. Boyd,et al.  Optimal design of a CMOS op-amp via geometric programming , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Pradip Mandal,et al.  An automated design methodology for yield aware analog circuit synthesis in submicron technology , 2011, 2011 12th International Symposium on Quality Electronic Design.

[7]  Ángel Rodríguez-Vázquez,et al.  Symbolic analysis of large analog integrated circuits by approximation during expression generation , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[8]  Daniela De Venuto,et al.  International Symposium on Quality Electronic Design , 2005, Microelectron. J..

[9]  Georges G. E. Gielen,et al.  A fitting approach to generate symbolic expressions for linear and nonlinear analog circuit performance characteristics , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[10]  Pradip Mandal,et al.  CMOS op-amp sizing using a geometric programming formulation , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..