SEU fault evaluation and characteristics for SRAM-based FPGA architectures and synthesis algorithms

Reliability has become an increasingly important concern for SRAM-based field programmable gate arrays (FPGAs). Targeting SEU (single event upset) in SRAM-based FPGAs, this article first develops an SEU evaluation framework that can quantify the failure sensitivity for each configuration bit during design time. This framework considers detailed fault behavior and logic masking on a post-layout FPGA application and performs logic simulation on various circuit elements for fault evaluation. Applying this framework on MCNC benchmark circuits, we first characterize SEUs with respect to different FPGA circuits and architectures, for example, bidirectional routing and unidirectional routing. We show that in both routing architectures, interconnects not only contribute to the lion's share of the SEU-induced functional failures, but also present higher failure rates per configuration bits than LUTs. Particularly, local interconnect multiplexers in logic blocks have the highest failure rate per configuration bit. Then, we evaluate three recently proposed SEU mitigation algorithms, IPD, IPF, and IPV, which are all logic resynthesis-based with little or no overhead on placement and routing. Different fault mitigating capabilities at the chip level are revealed, and it demonstrates that algorithms with explicit consideration for interconnect significantly mitigate the SEU at the chip level, for example, IPV achieves 61% failure rate reduction on average against IPF with about 15%. In addition, the combination of the three algorithms delivers over 70% failure rate reduction on average at the chip level. The experiments also reveal that in order to improve fault tolerance at the chip level, it is necessary for future fault mitigation algorithms to concern not only LUT or interconnect faults, but also their interactions. We envision that our framework can be used to cast more useful insights for more robust FPGA circuits, architectures, and better synthesis algorithms.

[1]  Yu Hu,et al.  IPR: In-Place Reconfiguration for FPGA fault tolerance , 2009, 2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers.

[2]  Vaughn Betz,et al.  VPR: A new packing, placement and routing tool for FPGA research , 1997, FPL.

[3]  V. Kamakoti,et al.  Detecting SEU-caused routing errors in SRAM-based FPGAs , 2005, 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design.

[4]  Elaheh Bozorgzadeh,et al.  Single-Event-Upset (SEU) Awareness in FPGA Routing , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[5]  Kenneth B. Kent,et al.  VPR 5.0: FPGA CAD and architecture exploration tools with single-driver routing, heterogeneity and process scaling , 2011, TRETS.

[6]  Massimo Violante,et al.  A new reliability-oriented place and route algorithm for SRAM-based FPGAs , 2006, IEEE Transactions on Computers.

[7]  Olivier Héron,et al.  On the reliability evaluation of SRAM-based FPGA designs , 2005, International Conference on Field Programmable Logic and Applications, 2005..

[8]  Paul Graham,et al.  Accelerator validation of an FPGA SEU simulator , 2003 .

[9]  D. Bortolato,et al.  Evaluating the effects of SEUs affecting the configuration memory of an SRAM-based FPGA , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[10]  Yu Hu,et al.  IPF: In-Place X-Filling to Mitigate Soft Errors in SRAM-Based FPGAs , 2011, 2011 21st International Conference on Field Programmable Logic and Applications.

[11]  Lei He,et al.  In-place decomposition for robustness in FPGA , 2010, 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[12]  John P. Hayes,et al.  Enhancing design robustness with reliability-aware resynthesis and logic simulation , 2007, ICCAD 2007.

[13]  Massimo Violante,et al.  Simulation-based analysis of SEU effects in SRAM-based FPGAs , 2004, IEEE Transactions on Nuclear Science.

[14]  P. Sundararajan,et al.  Consequences and Categories of SRAM FPGA Configuration SEUs , 2003 .

[15]  Yu Hu,et al.  Robust FPGA resynthesis based on fault-tolerant Boolean matching , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.

[16]  John P. Hayes,et al.  Enhancing design robustness with reliability-aware resynthesis and logic simulation , 2007, 2007 IEEE/ACM International Conference on Computer-Aided Design.

[17]  K. Chapman.  SEU Strategies for Virtex-5 Devices , 2010 .

[18]  Anthony J. Yu,et al.  Directional and single-driver wires in FPGA interconnect , 2004, Proceedings. 2004 IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921).

[19]  Yintang Yang,et al.  Testing for resistive shorts in FPGA interconnects , 2005, Sixth international symposium on quality electronic design (isqed'05).

[20]  Steven J. E. Wilton,et al.  Concurrently optimizing FPGA architecture parameters and transistor sizing: Implications for FPGA design , 2009, 2009 International Conference on Field-Programmable Technology.

[21]  M.B. Tahoori,et al.  Soft Error Susceptibility Analysis of SRAM-Based FPGAs in High-Performance Information Systems , 2007, IEEE Transactions on Nuclear Science.

[22]  Yu Hu,et al.  Rewiring for robustness , 2010, Design Automation Conference.

[23]  Zhigang Mao,et al.  Mitigating FPGA interconnect soft errors by in-place LUT inversion , 2011, 2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[24]  Yu Hu,et al.  RALF: Reliability Analysis for Logic Faults — An exact algorithm and its applications , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[25]  Shi-Jie Wen,et al.  Quantitative SEU Fault Evaluation for SRAM-Based FPGA Architectures and Synthesis Algorithms , 2011, 2011 21st International Conference on Field Programmable Logic and Applications.

[26]  Mehdi Baradaran Tahoori,et al.  Soft error rate estimation and mitigation for SRAM-based FPGAs , 2005, FPGA '05.