Data Conversion in Area-Constrained Applications: the Wireless Network-on-Chip Case

Network-on-Chip (NoC) is currently the paradigm of choice to interconnect the different components of System-on-Chips (SoCs) or Chip Multiprocessors (CMPs). As the levels of integration continue to grow, however, current NoCs face significant scalability limitations and have prompted research in novel interconnect technologies. Among these, wireless intra-chip communications have been under intense scrutiny due to their low latency broadcast and architectural flexibility. Thus far, the practicality of the idea has been studied from the RF front-end and the network interface perspectives, whereas little to no attention has been placed on another essential component: the data converters. This article aims to fill this gap by providing a comprehensive analysis of the requirements of the scenario, as well as of the current performance and cost trends of Analog-to-Digital Converters (ADCs). Based on Murmann’s data, we demonstrate that ADCs will not be a roadblock for the realization of wireless intra-chip communications although current designs do not meet their demands fully.

[1]  Yusuf Leblebici,et al.  22.1 A 90GS/s 8b 667mW 64× interleaved SAR ADC in 32nm digital SOI CMOS , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[2]  Eduard Alarcón,et al.  On the Area and Energy Scalability of Wireless Network-on-Chip: A Model-Based Benchmarked Design Space Exploration , 2015, IEEE/ACM Transactions on Networking.

[3]  Andres Kwasinski,et al.  CDMA Enabled Wireless Network-on-Chip , 2014, JETC.

[4]  Sujay Deb,et al.  Energy-Efficient Transceiver for Wireless NoC , 2017, 2017 30th International Conference on VLSI Design and 2017 16th International Conference on Embedded Systems (VLSID).

[5]  Josep Torrellas,et al.  Medium Access Control in Wireless Network-on-Chip: A Context Analysis , 2018, IEEE Communications Magazine.

[6]  Davide Bertozzi,et al.  The fast evolving landscape of on-chip communication , 2015, Des. Autom. Embed. Syst..

[7]  Marian Verhelst,et al.  Area scaling analysis of CMOS ADCs , 2012 .

[8]  Partha Pratim Pande,et al.  Wireless NoC as Interconnection Backbone for Multicore Chips: Promises and Challenges , 2012, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[9]  David Matolak,et al.  Wireless networks-on-chips: architecture, wireless channel, and devices , 2012, IEEE Wireless Communications.

[10]  Bengt E. Jonsson.  Area efficiency of ADC architectures , 2011, 2011 20th European Conference on Circuit Theory and Design (ECCTD).

[11]  Boris Murmann,et al.  The Race for the Extra Decibel: A Brief Review of Current ADC Performance Trajectories , 2015, IEEE Solid-State Circuits Magazine.

[12]  A. Shamim,et al.  The last barrier: on-chip antennas , 2013, IEEE Microwave Magazine.

[13]  Jie Sun,et al.  Photonic ADC: overcoming the bottleneck of electronic jitter. , 2012, Optics express.

[14]  Josep Torrellas,et al.  OrthoNoC: A Broadcast-Oriented Dual-Plane Wireless Network-on-Chip Architecture , 2018, IEEE Transactions on Parallel and Distributed Systems.

[15]  Eduard Alarcón,et al.  Intercell Wireless Communication in Software-defined Metasurfaces , 2018, 2018 IEEE International Symposium on Circuits and Systems (ISCAS).

[16]  Kevin Skadron,et al.  Scaling with Design Constraints: Predicting the Future of Big Chips , 2011, IEEE Micro.

[17]  Amlan Ganguly,et al.  A 0.36pJ/bit, 17Gbps OOK receiver in 45-nm CMOS for inter and intra-chip wireless interconnects , 2017, 2017 30th IEEE International System-on-Chip Conference (SOCC).

[18]  Kiyoung Choi,et al.  Exploiting New Interconnect Technologies in On-Chip Communication , 2012, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[19]  David W. Matolak,et al.  Channel modeling for wireless networks-on-chips , 2013, IEEE Communications Magazine.

[20]  David W. Matolak,et al.  A New Frontier in Ultralow Power Wireless Links: Network-on-Chip and Chip-to-Chip Interconnects , 2015, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[21]  Ian F. Akyildiz,et al.  The Internet of nano-things , 2010, IEEE Wireless Communications.

[22]  Yun Chiu,et al.  A 23-mW 24-GS/s 6-bit Voltage-Time Hybrid Time-Interleaved ADC in 28-nm CMOS , 2017, IEEE Journal of Solid-State Circuits.

[23]  Boris Murmann.  The successive approximation register ADC: a versatile building block for ultra-low- power to ultra-high-speed applications , 2016, IEEE Communications Magazine.

[24]  Boris Murmann,et al.  Energy limits in A/D converters , 2013, 2013 IEEE Faible Tension Faible Consommation.

[25]  Radu Marculescu,et al.  Wireless NoC for VFI-Enabled Multicore Chip Design: Performance Evaluation and Design Trade-Offs , 2016, IEEE Transactions on Computers.

[26]  Elad Alon,et al.  A 6b 46GS/s ADC with >23GHz BW and sparkle-code error correction , 2015, 2015 Symposium on VLSI Circuits (VLSI Circuits).

[27]  Sujay Deb,et al.  OFDM Based High Data Rate, Fading Resilient Transceiver for Wireless Networks-on-Chip , 2017, 2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI).

[28]  Josep Torrellas,et al.  Millimeter-Wave Propagation within a Computer Chip Package , 2018, 2018 IEEE International Symposium on Circuits and Systems (ISCAS).