LMS-FIR based digital background calibration for the four-channel time-interleaved ADC

The backstage calibration method based on LMS-FIR and interpolation filter for a four-channel time-interleaved analog-to-digital converter (TI-ADC) is presented in this paper. The analysis is made for the mismatch between sub-channels of multi-channel TI-ADC, such as offset mismatch, gain mismatch, and sampling jitter. Using the LMS calibration algorithm can reduce the performance loss caused by the mismatch errors. The proposed four-channel TI-ADC is designed in a 90nm CMOS process. The pre-corrected input is 12.55MHz and sampling frequency is 200MHz with mismatch errors, SNDR is 44.0dB, the effective number of bit(ENOB) is 7.0 bit, and SFDR is 53.4dBFS. After correction, the spurious performance is significantly reduced and the overall noise reduction is decreased, the SNDR is 65.6dB and ENOB is 10.6 bit. The calibration effect is obvious with ENOB inproved by 3.6 bit and the spurious performance decreased by 30.7 dBFS.

[1]  Ying-Hsi Lin,et al.  An 11b 800MS/s Time-Interleaved ADC with Digital Background Calibration , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[2]  Yuriy Greshishchev,et al.  A 24GS/s 6b ADC in 90nm CMOS , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[4]  Fredrik Gustafsson,et al.  Blind adaptive equalization of mismatch errors in a time-interleaved A/D converter system , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  P. Hurst,et al.  A digital background calibration technique for time-interleaved analog-to-digital converters , 1998, IEEE J. Solid State Circuits.

[6]  Tai-Cheng Lee,et al.  A 12-bit 210-MS/s 2-Times Interleaved Pipelined-SAR ADC With a Passive Residue Transfer Technique , 2016, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  Stephen H. Lewis,et al.  Correction to "Calibration of Sample-Time Error in a Two-Channel Time-Interleaved Analog-to-Digital Converter" , 2005, IEEE Trans. Circuits Syst. I Regul. Pap..

[8]  W. Black,et al.  Time interleaved converter arrays , 1980, 1980 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.