A bit-serial implementation of the international data encryption algorithm IDEA

A high-performance implementation of the International Data Encryption Algorithm (IDEA) is presented in this paper. Using a novel bit-serial architecture to perform multiplication modulo 2/sup 16/+1, the implementation occupies a minimal amount of hardware. The bit-serial architecture enabled the algorithm to be deeply pipelined to achieve a system clock rate of 125 MHz on a Xilinx Virtex XCV300-6, delivering a throughput of 500 Mb/sec. With a XCV1000-6 device, the estimated performance is 2 Gb/sec, three orders of magnitude faster than a software implementation on a 450 MHz Intel Pentium II. This design is suitable for applications in on-line encryption for high-speed networks.

[1]  Xuejia Lai,et al.  Markov Ciphers and Differential Cryptanalysis , 1991, EUROCRYPT.

[2]  N. Felber,et al.  VLSI implementation of a new block cipher , 1991, [1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[3]  R. Hartley,et al.  Digit-Serial Computation , 1995 .

[4]  Richard F. Lyon,et al.  Two's Complement Pipeline Multipliers , 1976, IEEE Trans. Commun..

[5]  Rainer Laur,et al.  On the VLSI implementation of the international data encryption algorithm IDEA , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.

[6]  염흥렬,et al.  [서평]「Applied Cryptography」 , 1997 .

[7]  Susan K. Langford,et al.  Differential-Linear Cryptanalysis , 1994, CRYPTO.

[8]  Michael J. Flynn,et al.  Hardware software tri-design of encryption for mobile communication units , 1998, Proceedings of the 1998 IEEE International Conference on Acoustics, Speech and Signal Processing, ICASSP '98 (Cat. No.98CH36181).

[9]  Hubert Kaeslin,et al.  Regular VLSI architectures for multiplication modulo (2/sup n/+1) , 1991 .

[10]  Peter Alfke,et al.  Linear Feedback Shift Registers in Virtex Devices , 2001 .

[11]  S.L.C. Salomao,et al.  HiPCrypto: a high-performance VLSI cryptographic chip , 1998, Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No.98TH8372).

[12]  Lars R. Knudsen,et al.  Truncated and Higher Order Differentials , 1994, FSE.

[13]  Xuejia Lai,et al.  A Proposal for a New Block Encryption Standard , 1991, EUROCRYPT.

[14]  Thomas Beth,et al.  Advances in cryptology : proceedings of EUROCRYPT 84, a Workshop on the Theory and Application of Cryptographic Techniques, Paris, France, April 9-11, 1984 , 1985 .

[15]  Johan Borst.  Differential-Linear Cryptanalysis of IDEA , 1996 .

[16]  Wolfgang Fichtner,et al.  VINCI: VLSI implementation of the new secret-key block cipher IDEA , 1993, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '93.

[17]  Wolfgang Fichtner,et al.  A 177 Mb/s VLSI implementation of the International Data Encryption Algorithm , 1994 .