A reconfigurable IF receiver supporting intra-band non-contiguous carrier aggregation in 65 nm CMOS

A reconfigurable IF receiver supporting intra-band non-contiguous carrier aggregation is proposed. By utilizing the harmonic rejection (HR) mixer with 12-phase LOs and phase-shift-adding configuration, the IF receiver could eliminate the channel interferences, which is robust to the mismatch. The IF receiver has been implemented in 65nm CMOS, and the simulate d results show that the interference between different channels is below −59dBc, and the IF receiver achieves −12.16dBm–6.52dBm input P1dB, with 21.71mA∼23.39mA current consumption from one 1.2 V power supply.

[1]  Takafumi Yamaji,et al.  Harmonic Signal Rejection Schemes of Polyphase Downconverters , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  P. Andreani,et al.  Harmonic rejection mixer at ADC input for complex IF dual carrier receiver architecture , 2012, 2012 IEEE Radio Frequency Integrated Circuits Symposium.

[3]  Ranjit Gharpurey,et al.  Design and Analysis of Harmonic Rejection Mixers With Programmable LO Frequency , 2013, IEEE Journal of Solid-State Circuits.

[4]  Behzad Razavi,et al.  A receiver architecture for intra-band carrier aggregation , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.

[5]  Ranjit Gharpurey,et al.  A 2 GS/s Frequency-Folded ADC-Based Broadband Sampling Receiver , 2014, IEEE Journal of Solid-State Circuits.

[6]  Imad ud Din,et al.  Complex IF harmonic rejection mixer for non-contiguous dual carrier reception in 65 nm CMOS , 2012, 2012 Proceedings of the ESSCIRC (ESSCIRC).

[7]  Imad ud Din,et al.  Complex IF Harmonic Rejection Mixer for Non-Contiguous Dual Carrier Reception in 65 nm CMOS , 2013, IEEE J. Solid State Circuits.

[8]  N. A. Moseley,et al.  Digitally Enhanced Software-Defined Radio Receiver Robust to Out-of-Band Interference , 2009, IEEE Journal of Solid-State Circuits.