A 34-ns 16-Mb DRAM with controllable voltage down-converter

A high-speed 16-Mb DRAM with high reliability is reported. A multidivided column address decoding scheme and a fully embedded sense-amplifier driving scheme were used to meet the requirements for high speed. A low-power hybrid internal power supply voltage converter with an accelerated life-test function is also proposed and was demonstrated. A novel substrate engineering technology, a retrograded well structure formed by a megaelectronvolt ion-implantation process, provides a simple process sequence and high reliability in terms of soft error and latch-up immunity. >

[1]  Y. H. Choi,et al.  An expermental 16Mb DRAM with reduced peak-current noise , 1989, Symposium 1989 on VLSI Circuits.

[2]  K. Tsukamoto,et al.  Characteristics of Junction Leakage Current of Buried Layer Formed by High Energy Ion Implantation , 1990 .

[3]  K. Kajigaya,et al.  Dual-Regulator Dual-Decoding-Trimmer DRAM Voltage Limiter For Burn-in Test , 1991, 1991 Symposium on VLSI Circuits.

[4]  Kazuyasu Fujishima,et al.  MeV-Boron Implanted Buried Barrier for Soft Error Reduction in Megabit DRAM , 1987 .

[5]  Masaki Tsukude,et al.  A 60-ns 3.3-V-only 16-Mbit DRAM with multipurpose register , 1989 .

[6]  Shigeyoshi Watanabe,et al.  A 33ns 64Mb DRAM , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[7]  K. Kajigaya,et al.  A tunable CMOS-DRAM voltage limiter with stabilized feedback amplifier , 1990, Digest of Technical Papers., 1990 Symposium on VLSI Circuits.

[8]  Kiyoo Itoh,et al.  Dual-operating-voltage scheme for a single 5-V 16-Mbit DRAM , 1988 .

[9]  K. Sakurai,et al.  Decoded-source sense amplifier for high-density DRAMs , 1989, Symposium 1989 on VLSI Circuits.

[10]  Masaru Sasago,et al.  A 64Mb DRAM With Meshed Power Line And Distributed Sense-amplifier Driver , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.