A contribution to the reduction of the dynamic power dissipation in the turbo decoder

In the field of mobile communication systems, the energy issue of a turbo decoder becomes an equivalent constraint as throughput and performance. This paper presents a contribution to the reduction of the power consumption in the turbo decoder. The main idea is based on re-encoding technique combined with dummy insertion during the iterative decoding process. This technique, named “toward zero path” (TZP) helps in reducing the state transition activity of the Max-Log-MAP algorithm by trying to maintain the survivor path on the ‘zero path’ of the trellis. The design of a turbo decoder based on the TZP technique, associated with different power reduction technique (saturation of state metrics, stoping criterium) is described. The resulting turbo decoder was implemented onto a Xilinx VirtexII-Pro field-programmable gate array (FPGA) in a digital communication experimental setup. Performance and accurate power dissipation measurements have been done thanks to dynamic partial reconfiguration of the FPGA device. The experimental results have shown the interest of the different contributions for the design of turbo decoders.

[1]  John Cocke,et al.  Optimal decoding of linear codes for minimizing symbol error rate (Corresp.) , 1974, IEEE Trans. Inf. Theory.

[2]  Frank Kienle,et al.  Low complexity stopping criteria for UMTS turbo-decoders , 2003, The 57th IEEE Semiannual Vehicular Technology Conference, 2003. VTC 2003-Spring..

[3]  Francky Catthoor,et al.  Memory optimization of MAP turbo decoder algorithms , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[4]  Frank R. Kschischang,et al.  A VLSI architecture for interpolation in soft-decision list decoding of Reed-Solomon codes , 2002, IEEE Workshop on Signal Processing Systems.

[5]  Bing Xu,et al.  Energy efficient turbo decoding for 3G mobile , 2001, ISLPED '01.

[6]  Shuji Kubota,et al.  HIGH-SPEED AND HIGH-CODING-GAIN VITERBI DECODER WITH LOW POWER CONSUMPTION EMPLOYING SST (SCARCE STATE TRANSITION) SCHEME. , 1986 .

[7]  Catherine Douillard,et al.  Iterative Decoding of Concatenated Convolutional Codes: Implementation Issues , 2007, Proceedings of the IEEE.

[8]  Christophe Jégo,et al.  Energy Efficient Turbo Decoder with Reduced State Metric Quantization , 2007, 2007 IEEE Workshop on Signal Processing Systems.

[9]  Jean-Luc Danger,et al.  Efficient FPGA implementation of Gaussian noise generator for communication channel emulation , 2000, ICECS 2000. 7th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.00EX445).

[10]  Patrick Robertson,et al.  A comparison of optimal and sub-optimal MAP decoding algorithms operating in the log domain , 1995, Proceedings IEEE International Conference on Communications ICC '95.

[11]  Chi-Ying Tsui,et al.  Low power soft output Viterbi decoder scheme for turbo code decoding , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.

[12]  Christian Bettstetter,et al.  Turbo decoding with tail-biting trellises , 1998, 1998 URSI International Symposium on Signals, Systems, and Electronics. Conference Proceedings (Cat. No.98EX167).

[13]  A. Glavieux,et al.  Near Shannon limit error-correcting coding and decoding: Turbo-codes. 1 , 1993, Proceedings of ICC '93 - IEEE International Conference on Communications.

[14]  Bruno Bougard Cross-Layer Energy Management in Broadband Wireless Transceivers (Globale systeem optimalisatie van draadloze communicatiesystemen met laag vermogen verbruik) , 2006 .

[15]  Dariush Divsalar,et al.  A soft-input soft-output APP module for iterative decoding of concatenated codes , 1997, IEEE Communications Letters.

[16]  Joachim Hagenauer,et al.  Iterative decoding of binary block and convolutional codes , 1996, IEEE Trans. Inf. Theory.