Coprocessor design space exploration using high level synthesis

Hardware/software co-design has been an area of research for a few decades. Currently co-design is utilized to create hardware coprocessors for compute intensive tasks of a system (which otherwise, performed in software, will not meet the performance goals). Design of correct hardware coprocessors with area, timing and power constraints is a time consuming task. In this paper, we present a methodology to alleviate this problem up to a certain extent. First, we show how to adopt a high-level synthesis tool in design space exploration to converge towards efficient hardware coprocessors. Second, we show, through a series of case studies that, a system-level approach, keeping platform specific optimizations in mind, can help in doing such an exploration efficiently.

[1]  Twan Basten,et al.  An algebra of Pareto points , 2005, Fifth International Conference on Application of Concurrency to System Design (ACSD'05).

[2]  Patrick Schaumont,et al.  Energy and Performance Evaluation of an FPGA-Based SoC Platform with AES and PRESENT Coprocessors , 2008, SAMOS.

[3]  Chris Sullivan,et al.  Using C based logic synthesis to bridge the productivity gap , 2004, ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753).

[4]  Sandeep K. Shukla,et al.  Statistical Regression Based Power Models , 2012 .

[5]  Sandeep K. Shukla,et al.  Hardware Coprocessor Synthesis from an ANSI C Specification , 2009, IEEE Design & Test of Computers.