Bit-swapping LFSR for low-power BIST

A modified linear feedback shift register (LFSR) is presented that reduces the number of transitions at the inputs of the circuit-under-test by 25% using a bit-swapping technique. Experimental results on ISCAS'85 and 89 benchmark circuits show up to 45% power reduction during test. They also show that the proposed design can be combined with other techniques to achieve a very substantial power reduction of up to 63%.

[1]  Sandeep K. Gupta,et al.  DS-LFSR: a BIST TPG for low switching activity , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Patrick Girard.  Survey of low-power testing of VLSI circuits , 2002, IEEE Design & Test of Computers.

[3]  Yervant Zorian,et al.  A distributed BIST control scheme for complex VLSI devices , 1993, Digest of Papers Eleventh Annual 1993 IEEE VLSI Test Symposium.

[4]  Jacob Savir,et al.  Built In Test for VLSI: Pseudorandom Techniques , 1987 .

[5]  R. Nelson.  The last byte - Yet another thiotimoline application , 2002, IEEE Design & Test of Computers.