On the Development of a Runtime Reconfigurable Multicore System-on-Chip

Over the last years, several research groups have built reconfigurable systems to obtain high performance at low cost by specializing the computing engine to the computation task. Nowadays, FPGA-based multi-core architectures and reconfigurable computing are widely used for embedded systems, even if the development of complete and efficient solutions on this kind of devices is still quite a complex task. Within this context, what seems to be neglected so far is the combination of a multicore architecture with reconfigurable abilities to vary at runtime not only the hardware components but also the number of the available processors. The variation of the number of processors available on the device can be performed in a dynamic way by using the proposed solution, based on a partial bitstream, characterized by the presence of a reconfigurable system in which both components and component memories can be reconfigured at run-time. This paper presents a study of the viability of making a scalable and flexible multicore System-on-Chip (MPSoC) based on customizable reconfigurable processors, called Multi-Adaptive Reconfigurable Core (MARC), providing the communication infrastructures and the memory management required to create such a complex system-on-chip.

[1]  Scott Hauck,et al.  Reconfigurable Computing: The Theory and Practice of FPGA-Based Computation , 2007 .

[2]  Walter Stechele,et al.  Autovision – A Run-time Reconfigurable MPSoC Architecture for Future Driver Assistance Systems (Autovision – Eine zur Laufzeit rekonfigurierbare MPSoC Architektur für zukünftige Fahrerassistenzsysteme) , 2007, it Inf. Technol..

[3]  Christophe Bobda,et al.  Design of adaptive multiprocessor on chip systems , 2007, SBCCI '07.

[4]  Jürgen Becker,et al.  Exploitation of Run-Time Partial Reconfiguration for Dynamic Power Management in Xilinx Spartan III-based Systems , 2007, ReCoSoC.

[5]  Mark Jones,et al.  Metawire: Using FPGA configuration circuitry to emulate a Network-on-Chip , 2008, 2008 International Conference on Field Programmable Logic and Applications.

[6]  Jürgen Becker,et al.  High performance reconfigurable multi-processor-based computing on FPGAs , 2010, 2010 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum (IPDPSW).

[7]  José Luis Martín,et al.  Overview of FPGA-Based Multiprocessor Systems , 2009, 2009 International Conference on Reconfigurable Computing and FPGAs.

[8]  Marco D. Santambrogio,et al.  HARPE: A Harvard-based processing element tailored for partial dynamic reconfigurable architectures , 2008, 2008 IEEE International Symposium on Parallel and Distributed Processing.

[9]  Lars Braun,et al.  Data reallocation by exploiting FPGA configuration mechanisms , 2008, ARC.