Augmenting Modern Superscalar Architectures with Configurable Extended Instructions
暂无分享,去创建一个
[1] Miodrag Potkonjak,et al. MediaBench: a tool for evaluating and synthesizing multimedia and communications systems , 1997, Proceedings of 30th Annual International Symposium on Microarchitecture.
[2] Dzung T. Hoang,et al. The Splash 2 processor and applications , 1993, Proceedings of 1993 IEEE International Conference on Computer Design ICCD'93.
[3] Jean Vuillemin,et al. Introduction to programmable active memories , 1990 .
[4] Maya Gokhale,et al. The NAPA adaptive processing architecture , 1998, Proceedings. IEEE Symposium on FPGAs for Custom Computing Machines (Cat. No.98TB100251).
[5] Doug Burger,et al. Evaluating Future Microprocessors: the SimpleScalar Tool Set , 1996 .
[6] Ralph Wittig,et al. OneChip: an FPGA processor with reconfigurable logic , 1996, 1996 Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.
[7] S SohiGurindar. Instruction Issue Logic for High-Performance, Interruptible, Multiple Functional Unit, Pipelined Computers , 1990 .
[8] Sergei Sawitzki,et al. Increasing Microprocessor Performance with Tightly-Coupled Reconfigurable Logic Arrays , 1998, FPL.
[9] Michael D. Smith,et al. PRISC software acceleration techniques , 1994, Proceedings 1994 IEEE International Conference on Computer Design: VLSI in Computers and Processors.
[10] Michael D. Smith,et al. A high-performance microarchitecture with hardware-programmable functional units , 1994, Proceedings of MICRO-27. The 27th Annual IEEE/ACM International Symposium on Microarchitecture.