A Split 2-0 MASH with Dual Digital Error Correction

A dual-path 2-0 cascaded (MASH) ADC was implemented with fast digital correction of both DAC errors and MASH mismatch errors. The split structure allows fast convergence and improved accuracy for the correction. Using a 20 MHz clock, the prototype chip achieved an 84 dB dynamic range in a 1.25 MHz signal band, when fabricated in CMOS 0.18 mum process.

[1]  Gabor C. Temes,et al.  Low-distortion delta-sigma topologies for MASH architectures , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[2]  Un-Ku Moon,et al.  Background calibration techniques for multistage pipelined ADCs with digital redundancy , 2003, IEEE Trans. Circuits Syst. II Express Briefs.

[3]  Un-Ku Moon,et al.  Adaptive digital correction of analog errors in MASH ADCs. II. Correction using test-signal injection , 2000 .

[4]  Gabor C. Temes,et al.  Experimental verification of a correlation-based correction algorithm for multi-bit delta-sigma ADCs , 2004, Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571).

[5]  G.C. Temes,et al.  Dual-path delta-sigma modulators , 2005, 48th Midwest Symposium on Circuits and Systems, 2005..