Correlating drop impact simulations with drop impact testing using high-speed camera measurements

The increased use of mobile appliances in today's society has resulted in an increase of reliability issues related to drop performance. Mobile appliances are dropped multiple times during their lifespan and the product is required to survive common drop accidents. The use of lead-free solder compositions and the decreasing size of microelectronics aggravated the sensitivity of these products towards drop failures. Also, the use of miniature IC packages like Wafer Level Chip Scale Packages (WLCSP) with smaller lead sizes resulted in a decreased amount of material available to absorb the loading caused by a drop. A widely accepted method to assess the drop reliability of microelectronics on board-level is the drop impact test. The drop impact test has been standardized by international councils like JEDEC and is widely adopted throughout the industry. The intention of the drop test is to assess the overall product reliability towards dropping, focusing on the solder interconnections. These solder interconnections are usually the first link in the chain to fail. Clearly the drop impact reliability of a product is also influenced by numerous design factors like material compositions, ball layout and product size as well as manufacturing conditions. Solder loading is investigated in this research by using high-speed camera recordings of several drop impact tests with verified Finite Element models. These simulation models are developed in order to gain an insight on the loading pattern of solder joints based on product specifications, interconnect layout and drop conditions prior to physical prototyping. Deflections and frequencies during drop testing are measured using a high-speed camera setup. The high-speed camera experiments are performed on two levels: product level (with different levels of energy and different pulse times) and machine level (rebounds with and without a catcher). Parametric (dynamic and quasi static) 3D models are developed to predict the drop impact performance. The experimental results are used to verify and enhance the simulation models, e.g. by tuning the damping parameters. As a result, the verified models can be used to determine the location of the critical solder joint and to obtain estimates of the solder lifetime performance.

[1]  W. D. van Driel,et al.  Packaging Induced Die Stresses—Effect of Chip Anisotropy and Time-Dependent Behavior of a Molding Compound , 2003 .

[2]  E.H. Wong,et al.  Drop Impact Reliability - A Comprehensive Summary , 2005, 2005 Conference on High Density Microsystem Design and Packaging and Component Failure Analysis.

[3]  Seung Mo Kim,et al.  A methodology for drop performance prediction and application for design optimization of chip scale packages , 2005, Proceedings Electronic Components and Technology, 2005. ECTC '05..

[4]  Vincent B. C. Tan,et al.  Mechanical response of PCBs in portable electronic products during drop impact , 2002, 4th Electronics Packaging Technology Conference, 2002..

[5]  Hyunchul Kim,et al.  Improved Drop Reliability Performance with Lead Free Solders of Low Ag Content and Their Failure Modes , 2007, 2007 Proceedings 57th Electronic Components and Technology Conference.

[6]  A.A.O. Tay,et al.  Modeling of solder joint failure due to PCB bending during drop impact , 2004, Proceedings of 6th Electronics Packaging Technology Conference (EPTC 2004) (IEEE Cat. No.04EX971).

[7]  Y. Mai,et al.  Drop Impact: Fundamentals and Impact Characterisation of Solder Joints , 2005, Proceedings Electronic Components and Technology, 2005. ECTC '05..

[8]  Jing-en Luan,et al.  Analysis of PCB subassembly dynamic responses using integrated analytical, numerical and experimental techniques , 2005, 2005 6th International Conference on Electronic Packaging Technology.

[9]  Liping Zhu,et al.  Drop impact reliability analysis of CSP packages at board and product levels through modeling approaches , 2005, IEEE Transactions on Components and Packaging Technologies.

[10]  Chwee Teck Lim,et al.  Investigating the drop impact of portable electronic products , 2002, 52nd Electronic Components and Technology Conference 2002. (Cat. No.02CH37345).

[11]  Chin-Li Kao,et al.  Evaluation of board-level reliability of electronic packages under consecutive drops , 2006, Microelectron. Reliab..

[12]  Yi-Shao Lai,et al.  High-G drop impact response and failure analysis of a chip packaged printed circuit board , 2005, 2005 7th Electronic Packaging Technology Conference.

[13]  J. Wu,et al.  Drop/impact simulation and test validation of telecommunication products , 1998, ITherm'98. Sixth Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems (Cat. No.98CH36208).

[14]  Yi-Shao Lai,et al.  Prediction of board-level reliability of chip-scale packages under consecutive drops , 2005, 2005 7th Electronic Packaging Technology Conference.

[15]  W.D. van Driel,et al.  Digital image correlation for analyzing portable electronic products during drop impact tests , 2005, 2005 6th International Conference on Electronic Packaging Technology.

[16]  P. Lall,et al.  High Speed Digital Image Correlation for Transient-Shock Reliability of Electronics , 2007, IEEE Transactions on Components and Packaging Technologies.

[17]  Chwee Teck Lim,et al.  Investigating the cyclic bending of PCB subassembly during board level drop test , 2005, 2005 7th Electronic Packaging Technology Conference.