Interconnect Design and Benchmarking for Charge-Based Beyond-CMOS Device Proposals

This letter presents a uniform interconnect-centric benchmark methodology for various emerging charge-based device technologies, including ferroelectric FETs, tunneling FETs, piezoelectric FET, graphene pn junction, and 2D material-based FET. Multiple key metrics are proposed and implemented to quantify the circuit/system limitations imposed by repeaters and interconnects. The results in this letter give device technologists an insightful perspective to better balance and manage the trade-offs of intrinsic device properties for the optimum interconnect performance.

[1]  Ian A. Young,et al.  Source/Drain Doping Effects and Performance Analysis of Ballistic III-V n-MOSFETs , 2015, IEEE Journal of the Electron Devices Society.

[2]  Dennis M. Newns,et al.  A low-voltage high-speed electronic switch based on piezoelectric transduction , 2012 .

[3]  Azad Naeemi,et al.  A Proposal for a Novel Hybrid Interconnect Technology for the End of Roadmap , 2014, IEEE Electron Device Letters.

[4]  Gerhard Klimeck,et al.  Polarization-Engineered III-Nitride Heterojunction Tunnel Field-Effect Transistors , 2015, IEEE Journal on Exploratory Solid-State Computational Devices and Circuits.

[5]  Doug Matzke,et al.  Will Physical Scalability Sabotage Performance Gains? , 1997, Computer.

[6]  Dieter Fuhrmann,et al.  Logical Effort Designing Fast Cmos Circuits , 2016 .

[7]  Chenyun Pan,et al.  A Paradigm Shift in Local Interconnect Technology Design in the Era of Nanoscale Multigate and Gate-All-Around Devices , 2015, IEEE Electron Device Letters.

[8]  Dmitri E. Nikonov,et al.  Benchmarking of Beyond-CMOS Exploratory Devices for Logic Integrated Circuits , 2015, IEEE Journal on Exploratory Solid-State Computational Devices and Circuits.

[9]  Noel Menezes,et al.  Repeater scaling and its impact on CAD , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  Dmitri E. Nikonov,et al.  Overview of Beyond-CMOS Devices and a Uniform Methodology for Their Benchmarking , 2013, Proceedings of the IEEE.

[11]  J. Appenzeller,et al.  Toward low-power electronics: tunneling phenomena in transition metal dichalcogenides. , 2014, ACS nano.

[12]  Uri C. Weiser,et al.  Interconnect-power dissipation in a microprocessor , 2004, SLIP '04.

[13]  D. Esseni,et al.  Single particle transport in two-dimensional heterojunction interlayer tunneling field effect transistor , 2013, 1312.2557.

[14]  Azad Naeemi,et al.  Device- and system-level performance modeling for graphene P-N junction logic , 2012, Thirteenth International Symposium on Quality Electronic Design (ISQED).

[15]  H. B. Bakoglu,et al.  Circuits, interconnections, and packaging for VLSI , 1990 .

[16]  Qin Zhang,et al.  Low-Voltage Tunnel Transistors for Beyond CMOS Logic , 2010, Proceedings of the IEEE.

[17]  Siddharth Rajan,et al.  A heterojunction modulation-doped Mott transistor , 2011, 1109.5299.

[18]  Jing Guo,et al.  On Monolayer ${\rm MoS}_{2}$ Field-Effect Transistors at the Scaling Limit , 2013, IEEE Transactions on Electron Devices.

[19]  Paul J. McWhorter,et al.  Physics of the ferroelectric nonvolatile memory field effect transistor , 1992 .

[20]  S. Datta,et al.  Use of negative capacitance to provide voltage amplification for low power nanoscale devices. , 2008, Nano letters.

[21]  Kelin J. Kuhn,et al.  CMOS scaling for the 22nm node and beyond: Device physics and technology , 2011, Proceedings of 2011 International Symposium on VLSI Technology, Systems and Applications.