PAM4 silicon photonic microring resonator-based transceiver circuits

Increased data rates have motivated the investigation of advanced modulation schemes, such as four-level pulseamplitude modulation (PAM4), in optical interconnect systems in order to enable longer transmission distances and operation with reduced circuit bandwidth relative to non-return-to-zero (NRZ) modulation. Employing this modulation scheme in interconnect architectures based on high-Q silicon photonic microring resonator devices, which occupy small area and allow for inherent wavelength-division multiplexing (WDM), offers a promising solution to address the dramatic increase in datacenter and high-performance computing system I/O bandwidth demands. Two ring modulator device structures are proposed for PAM4 modulation, including a single phase shifter segment device driven with a multi-level PAM4 transmitter and a two-segment device driven by two simple NRZ (MSB/LSB) transmitters. Transmitter circuits which utilize segmented pulsed-cascode high swing output stages are presented for both device structures. Output stage segmentation is utilized in the single-segment device design for PAM4 voltage level control, while in the two-segment design it is used for both independent MSB/LSB voltage levels and impedance control for output eye skew compensation. The 65nm CMOS transmitters supply a 4.4Vppd output swing for 40Gb/s operation when driving depletion-mode microring modulators implemented in a 130nm SOI process, with the single- and two-segment designs achieving 3.04 and 4.38mW/Gb/s, respectively. A PAM4 optical receiver front-end is also described which employs a large input-stage feedback resistor transimpedance amplifier (TIA) cascaded with an adaptively-tuned continuous-time linear equalizer (CTLE) for improved sensitivity. Receiver linearity, critical in PAM4 systems, is achieved with a peak-detector-based automatic gain control (AGC) loop.

[1]  Cheng Li,et al.  A 25 Gb/s Hybrid-Integrated Silicon Photonic Source-Synchronous Receiver With Microring Wavelength Stabilization , 2016, IEEE Journal of Solid-State Circuits.

[2]  W. Shi,et al.  60 Gb/s PAM-4 operation with a silicon microring modulator , 2015, 2015 IEEE 12th International Conference on Group IV Photonics (GFP).

[3]  Cheng Li,et al.  A Low-Power 26-GHz Transformer-Based Regulated Cascode SiGe BiCMOS Transimpedance Amplifier , 2013, IEEE Journal of Solid-State Circuits.

[4]  Cheng Li,et al.  56 Gb/s PAM-4 optical receiver frontend in an advanced FinFET process , 2015, 2015 IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS).

[5]  R. G. Beausoleil,et al.  30Gbit/s PAM-4 transmission by modulating a dual silicon ring resonator modulator , 2016, 2016 IEEE Optical Interconnects Conference (OI).

[6]  Binhao Wang,et al.  Energy efficiency comparisons of NRZ and PAM4 modulation for ring-resonator-based silicon photonic links , 2015, 2015 IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS).

[7]  S. Palermo,et al.  A 40 Gb/s PAM4 silicon microring resonator modulator transmitter in 65nm CMOS , 2016, 2016 IEEE Optical Interconnects Conference (OI).

[8]  Binhao Wang,et al.  A 25 Gb/s, 4.4 V-Swing, AC-Coupled Ring Modulator-Based WDM Transmitter with Wavelength Stabilization in 65 nm CMOS , 2015, IEEE Journal of Solid-State Circuits.

[9]  B. Blampey,et al.  20Gb/s PAM-4 transmission from 35 to 90°C by modulating a Silicon Ring Resonator Modulator with 2Vpp , 2015, 2015 Optical Fiber Communications Conference and Exhibition (OFC).

[10]  Ashok V. Krishnamoorthy,et al.  A Monolithic 25-Gb/s Transceiver With Photonic Ring Modulators and Ge Detectors in a 130-nm CMOS SOI Process , 2012, IEEE Journal of Solid-State Circuits.

[11]  Marco Fiorentino,et al.  A ring-resonator-based silicon photonics transceiver with bias-based wavelength stabilization and adaptive-power-sensitivity receiver , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.