RLC signal integrity analysis of high-speed global interconnects [CMOS]

Inductive and capacitive coupling effects for high-speed global interconnects are studied via simulation. The impact of inductive coupling on delay and noise is found to be comparable to capacitive effects in high-speed buses. The results indicate that current-return paths are not strictly bounded by wide VDD/GND lines, so that inductive coupling is only partially eliminated by using shield wires. Shielding strategies for noise- and delay-sensitive nets is proposed, considering worst-case switching patterns.

[1]  Kenneth L. Shepard,et al.  Return-limited inductances: a practical approach to on-chip inductance extraction , 1999, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327).

[2]  R. Brayton,et al.  A novel VLSI layout fabric for deep sub-micron applications , 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361).

[3]  Shen Lin,et al.  Quick on-chip self- and mutual-inductance screen , 2000, Proceedings IEEE 2000 First International Symposium on Quality Electronic Design (Cat. No. PR00525).