Programmable/Reconfigurable ADCs For Multistandard Wireless Terminals
暂无分享,去创建一个
[1] Kush Gulati,et al. A low-power reconfigurable analog-to-digital converter , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).
[2] R.H.M. van Veldhoven. A triple-mode continuous-time /spl Sigma//spl Delta/ modulator with switched-capacitor feedback DAC for a GSM-EDGE/CDMA2000/UMTS receiver , 2003 .
[3] Markku Renfors,et al. Quantization and jitter requirements in multimode mobile terminals , 2001, ICC 2001. IEEE International Conference on Communications. Conference Record (Cat. No.01CH37240).
[4] R. V. Veldhoven. A triple-mode continuous-time ΣΔ modulator with switched-capacitor feedback DAC for a GSM-EDGE/CDMA2000/UMTS receiver , 2003, IEEE J. Solid State Circuits.
[5] Arthur H. M. van Roermund,et al. A flexible ADC approach for mixed-signal SoC platforms , 2005, 2005 IEEE International Symposium on Circuits and Systems.
[6] J. Plany,et al. A 5.75 b 350 M sample/s or 6.75 b 150 M sample/s reconfigurable flash ADC for a PRML read channel , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).
[7] A.H.M. van Roermund,et al. Self-Adjusting Bias Current Technique in Flexible ADCs for Mixed-signal SoC Platforms , 2005 .
[8] F. Svelto,et al. Toward multistandard mobile terminals - fully integrated receivers requirements and architectures , 2005, IEEE Transactions on Microwave Theory and Techniques.
[9] Robert Callaghan Taft,et al. ADVANCES IN HIGH-SPEED ADC ARCHITECTURES USING OFFSET CALIBRATION , 2007 .
[10] Michiel Steyaert,et al. Circuit Design Aspects of Multi-Bit Delta-Sigma Converters , 2002 .