Layout-driven area-constrained timing optimization by net buffering

With the advent of deep sub-micron technologies, interconnect loads and delays are becoming significant, and layout-driven synthesis has become the need of the day. However, given the tight constraints imposed by the layout (e.g., area availability, congestion), only those synthesis transforms can be made layout-driven that are local and layout-friendly. Examples of such transforms are net buffering, gate resizing, and gate replication. In this paper, we address the problem of minimizing the delay of a mapped, roughly placed, and globally-routed design by buffer insertion and/or deletion without violating the local area constraints imposed by the layout and without overloading any buffer/cell pins. We believe that this is one of the most fundamental problems in layout-driven buffer optimization. To the best of our knowledge, no technique has been established to date that solves this problem. The concept of local (or block) area constraints we use in this paper is more powerful than that of the total design area traditionally used in logic synthesis.

[1]  Massoud Pedram,et al.  Routability-Driven Fanout Optimization , 1993, 30th ACM/IEEE Design Automation Conference.

[2]  David S. Kung.  A fast fanout optimization algorithm for near-continuous buffer libraries , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[3]  Charles J. Alpert,et al.  Wire segmenting for improved buffer insertion , 1997, DAC.

[4]  Rajeev Murgai,et al.  Delay-constrained area recovery via layout-driven buffer optimization , 2000, VLSI Design 2000. Wireless and Digital Imaging in the Millennium. Proceedings of 13th International Conference on VLSI Design.

[5]  Charles J. Alpert,et al.  Buffer insertion for noise and delay optimization , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Peter Suaris,et al.  A Methodology and Algorithms for Post-Placement Delay Optimization , 1994, 31st Design Automation Conference.

[7]  Mark Horowitz,et al.  Signal Delay in RC Tree Networks , 1983, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Chung-Kuan Cheng,et al.  Optimal wire sizing and buffer insertion for low power and a generalized delay model , 1996 .

[9]  L.P.P.P. van Ginneken,et al.  Buffer placement in distributed RC-tree networks for minimal Elmore delay , 1990 .